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A STUDY OF THE JPL MARK ! RANGING SUHSYSTEM
by
S. Levine
M. L. Spafford
H. W. Shaifer and R. T. Tagler
SUMMARY
A study of the Mark 1 ranging subsystem was made at the Goddard
Space Flight Center (CSFC). This report cLiscusses the system in. terms
of locally generated flow charts which describe its operation. A brief
discussion of the rf components and the spacecraft transponder (as they
apply to the ranging system) is included to present a more comprehensive
picture of the ranging operation. The report also contains a discussion
of basic system considerations: translation e cnAzxtions, the derivation of
the Chinese Numbers. and the correlation retationships. /7 _,a,-,
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A STUDY OF THE JPI,MARK 1 RANGING SUBSYSTEM
by
S. Levh_e
M. L. Spafford
H. W. Sh'affer and R. T. Tagler
i. 0 INTRODUCTION
The Mark 1 ranging cu_system is a special purpose version of the MOD II
ranging equipment used by the Jet Propu!sien Laboratory (JPL) in their Deep
Space Instrumentation F_.:,:lty (DSIF). This system, which is designed to meas-
ure distances mmmbiguously to 800,000 kilometers, will be installed in the
Unified S-band sites for use in the Apollo mission.
A study of the Mark 1 ranging subsystem was made at the Goddard Space
Flight Center (GSFC). As part of that study, the digital portion was du21icated
to experimentally check some of the theoretical results, and to facilitate the
dissemination of operating information to locally interested persomml. This
document is primarily intended to describe that portion of the system. A brief
discussion of the rf components and the spacecraft transponder, as they apply
to We ranging system, is included to present a more comprehensive picture of
the ranging operation.
The interpretive studies, the flow charts, the discussio_ of system opera-
tion, and the rf translation equations presented in this document were generated
at GSFC. Ira'( rmation included to descmbe the system concept, the correlation
relationships, and the Chinese Remai,lder Theorem was taken from the Reports
and Research Summaries published by JPL, and standard text books.
2.0 THE MARK 1 RANGING CONCEPT
The Mark 1 ranging system uses a pseudo-random code as a ranging signal
to measure distance unambiguously to more than 800,000 ldlometers. The code,
created by a boolean combination of four subcodes and a two bit clock signal,
' operates ,n.ta 1 mc bit rate to produce a pseudo-randon, sequence with a period
of 5,456,682 microseconds,
The distance to the spacecraft is determined by measuring the phase dis-
placement of the received code-clock combination with respect to the transmitted
code-clock combination. This displacement is composed of a discrete number
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of code bits, plus a small sub-hLt interval which reflects the phase dHfe:'ence
between the transmitted and received clock signals.*
The discrete bit displacement is measurecl by the introduction of a 'upiicate
code generator (called the receiver coder) wl=ich i._ shifted bit by bit from a
coincidence w!th the transmitter code to a coincidence with the received code.
The coincidence with the received code is determined by standard correlation
techniques. The number of shifts required to ackicve this code correlation is
recorded in a range tally. The measurement it_el/takes place Jr, the following
three step proces_ :t
,Step 1. L".itial Conditions
The receiver coder is driven by the transmitter clock and slaved to the
transmitter coder. The transmi_ed carrier is phase mcch_lated by the trans-
mitter clock only. This signal is propagated to the spacecraft and rcturned to
the tracking equipment to provide the received clock signal, which is coherently
detected in a phase locked filter.
Step 2. Establishment of Phase D_.splace_.,ent
%'he transmitted carrier is ph_e mod-'_lated by the code-clock s:[nal. This
is propagated to the spacecraft a,nd ceta_,ed to prnvide the receive,. _ .de clock
signal. When a range measure_ae _' s to be made, the receiver (.- r assumes
its normal input logic, and the cloc_ .,r:ve is t,-,umferred to that ol_ received
clock. S; ce both the received cod, a-_'] the receiver coder are m'_ :ntrolled
by the same clock, the bit dJsplacem._'.t _et_veen them will rema" .zen and
can be measured by using time avez ag_ :_ or correlation tecbr_e" The incre-
mental phase shift introduced by shifting ,_h.: c_,c'ek ,4rivc ._3: _ .ounted for in
the doppler measurement to be described b_le ,'.
Step 3. Acquisition
The receiver coder is d_layed in one bit increments until it is synchronized
with the received code. This condition is dete.'mined by a correlation process
*The 1 megacycle hit rate clock which drives the cod_ generatc¢ is actually the clock signal
multiplied by two. For coQveniencr., he incremental phase shift between the received and gea-
crated codes is expressed iv terms of t'_is t_,o bk clock.
_The compo._ents and a detailed d_sc_-,slon of the implementatioa of the processes referred to in
this sectic_n will be given under ff,-;.r appropriate hesdings as they occur in tie ter,,.
2
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in the range clock receiver in which the output of the receiver coder is added
modulo two ((+_) to the received code clock sigr.al. Each one bit delay of the re-
ceiver coder is equivalent to a one bit transit time delay, and therefore to a
discrete distance interval (r_minally 150 meters in range).
" The distance traveled by the spacecraft during 'Lhe time consuming acquisi-
tion process is determined by an integration of the doppler on t_,e received
c:ock. Since the reference for this doppler _ignal is the transmitted clock, this
integration process automatically includes the small shift incurred in step two
of the above process. After the range to the spacecraft has been determinea in
this manner, it is updated by an integration of the UHF doppler for line_: reso-
lution. The UHF doppler is defined as the doppler on 1/4 of the carrier
frequency.
All distance measurements reflected by the shifting of the receiver coder,
and the integration of the clock and UHF doppler signals are recorded in a r_nge
tally in terms ef range units. The rang_ unit, which is the smallest increment
that can be tallied, is defined as one rf doppler interval {i.e,, 4 UHF doppler
pe-'iods). Proper weighing is made to account for the _ifferences in distazJce
represented by a one bit shift of the code, and the clock arid (JHF doppler periods.
Thus:
4 UHF doppler periods = 1 RU
1 Clock doppler period = 288 RU
1 CoJe bit shift = 144 RU
The ra_ng code is composed of four subcodes _hich have been selected
and combined in _ m,_.nner that allows the overall code to be acquired serially,
oae sub_.ode at a time (See Appendix F). This arrangement reduces the maxi_
mum number of _h___s needed in the ac_aisition process from 2,728,341 to 232
(the sum of the four aubcode leagths). In thi.,_ method, a one bit shift of any of
the subcodes is equivalent to a multibit shift of the overall code. The multibit
shift, that occure for a one bit shift m any of the subcodes has been determined
us___g the Chinese Number Theorem (See Appez,dix E) so that the p_oper _Jumber
of shlets could be accounted for in the range tally. As discussed in Appendices
F and G. a ;ully correlated subcode does not give a full correlation indlcati,m,
due to the method chosen for code combination. The uacorrelated and corre-
lated indications obtained during the acquisition process are given in Appendix
G. The serial acqai___tton process requires one reset and sevcn distinct acqui-
sition steps called program btates. These steps are give_ below:
3
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State Operation Performed
Reset Transmit transmit*.er clock only, a_.d lock up the range clock
receiver. Transmit code-clcck combination.
1. Connect the inpu* cf *!_.ecode clock transfer loop to the trans-
mitter coder clock. (The output of the loop drives the receiver
coder.)
2. Synchronize the transmitter and receiver coders. Reset the
r_uge :2.11y to zero. Connect the code clock transfer loop to the
reecho, ed clock. -Start the integration of the clock doppler signal.
3. Send the X A portion of the receiver coder to the range clock
receiver. Shift the X code only and acquire the X subcode
components.
4. Send the X A portion of the receiver co,te_' to the range clock
receiver. Shift the A code only and acquire the _ subcode
components.
5. Send the X B portion of the receiver code: to the range clock
receiver. Shift the B code only and acq,,__"-e the B subcode
components.
6. Send the X C portion of the receiver coder to the range clock
receiver. Shift the C code only and acquire the C subcode
components.
7. Send the total receiver coder output to the range clock receiver.
Enable the range readout of the tally, and switch the doppler
• integration from the clock doppler to the UHF doppler for
tallying.
2
J
_; 3.0 THE RANGING SYSTEM
._ The ranging portion of the Unified S band equipment determines the position
of the spacecraft with respect to the tracking station. Distance is determined
_ by the Mark i ranging subsystem, range (orThe rste radial velocity) is derived
from a measurement of the two way doppler on 1/4 of the carrier frequency by
_ the doppler extractor. The spacecraft angular position is determined by the
antennaangularrer_li_.
I '
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The simplified block diagram given in Figure 1 shows that this portion is
made up of a transmitter, a spacecraft transponder, a ground receiver, a dop-
pler extractor ,x_d the Mark 1 ranging subsystem. The rangi"g signal, which is
produced by the ranging subsystem is modulated on the transmitted carrier,
az_.dpropagated to the spacecraft. The spacecraft transponder demodula_s the
signal to basebazLd, and remodulates it on the down link carrier freq'aency. The
received ranging signal is demodulated from the received carrier by the ground
receiver and passed into the ranging subsystem to determine the distance. The
ground receiver also provides an output signal which is phase coherent to that of
the receivccl carrier. This sign_ along _ith a sample of the signal being trans-
mitted is fed into the doppler extractor which provides the range rate, or dop-
pler information.
I HAIl I 'n_
TIAHSNITTF.I -" RAItGdlG _ Gr'JilOI STSTEH P_CEIVEMt [
RAIG[ ,,
OUTPUT
DOPPLER
EXTRA_TOII
RAIG( IATE
OUTPUT
Figure I. Block Diagram of Apollo Ranging Subsystem
It should be noted that the transmitter, the transponder ez_l the ground re-
ceiver are also use_ by the n(m-ranging portions of the Unified S-band system.
The angle measuring equipment is not shown.
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3.1 The Transmitter
The transmitter is composed of an ultra-stable frequency source, a modu-
lator, an exciter, and a po_er amplifier. Since this unit does not make any
contribution to the ranging operation, a detai]ed description of its operation is
not needed, nor included.
3.2 The Spacecraft Transponder
A simplifiedblock diagram oftheportionofthe transponderwhich isuti-
lizedinthe ranging_process is shown in Figure 2. The rf signalwhich enters
thetranspondelthrc,ugh a preselectorisfed intoa mLxer preamplifiercombi-
nationwhich translatesthe rf carriertoIF irequenciesof47 and 9.5inc. The
mixing frequenciesused inthisprocess are derivedby multiplyingtheoutputof
the carrierlockedVCO by 108 and by 2 as ne3ded. The outputispassed through
the 9.5mc IF amplifiertothe modulationphrasedetector,w_ere itismixed with
the outputofth_ same carriertrackingVCO dividedby two. The outputofthis
detector, which containa the ranging signal, is passed through a wideband filter
and phase modulated on a signal obtained by multiplying the carrier locked VCO
output try four. The output of the phase modulator is then multiplied in frequency
by 30 for retransmission to the tracking station. The 9.5 mc output of the mixer
preamplifier combination is also passed through a narrow %and filter to provide
the input signal to the phase locked loop which controls the VCO frequency.
Since wide band filtering must be employed to preserve the ranging signal,
the up data or up voice subcrrriers which may be phase modulated on the re-
ceived rf signal wi]l be retransmitted along with the ranging signal. The re-
lationships that result from the spacecraft and ground frequency mixing and
translation processes are given in Appendix B.
3.3 The Ground Receiver
The ground receiver coherently recovers the received ranging signal for
the Mark 1 subsystem; and provides a signal which is phase coherent with the
received carrier for the doppler extractor. A block diagram of the unit is given
in Figure 3.
the received S band signal, taken from the output of the parameteric ampli-
: tier, is fed to the first mixer and mixed with a signal derived from the carrier
tracking loop VCO multiplied by 96. The output of this mixer (at a center fre-
t
quency of 50 mcJ is pa_sed through a 50 mc IF _mplifier and then mixe_ _ith
60 mc (derived by tripling the outlmt of a 20 mc reference oscillator) to produce
I a 10 mc output signal. The output of this mixer is then passed through two 10 mc
J
1966004934-013
,/
1966004934-014
• !_ _
1966004934-015
• IF amplifiers in series. The output of the first (or broad band) amplifier con-
tains the received ranging signal which is ted to the range clock receiver. The
• output of the second (or narrow band) amplifier is fed into a phase detector
:' where, by comparing it with a 10 me signal (derived from the same 20 mc refer-
ence oscillator) an output is obtained which is used to control the fcequency and
phase of the carrier loop VCO. Once the carrier loop is locked, the output of
the VCO (when multiplied by three) provides the received S band carrier signal
which is fed to the doppler extractor. As shown in Appendix B, any driIt in the
; reference frequency oscillator does not effect the doppler signal.
3.4 The Doppler Extractor
The doppler extractor compares the frequency of the rccci, cd carrier x_lth
that of the transmitted frequency, to derive the two way dopl)lcr on the c'arrwr.
This signal, superimposed on a 1 mc bias signal, provides the range r:ltt' oU'tl_Ut
of the system. The bias frequency both eliminates the ambiguity caused by the
doppler transition through zero frequency, and alleviates the problems of ha-d-
ling very low doppler frequencies. One fourth of the two way carrier dol,plt, r is
also derived and passed through quadrature phase detectors to prov:dc the UII I-"
doppler signal r,,.quired by the Mark 1 ranging subsystem. A block diagram _,t
the extractor is given in Fig'ure 4. A discussion of the mixing and multipiic._t_m
operation is given in Appendix B.
3.5 The Mark 1 Ranging Subsystem
The subsystem is _'omposed of a transmitter coder, a receiver coder, a
code clock transfer loop, a clock doppler extractor, an automatic acquisition
and programming unit, a range tally and a readout register. Its operation can
be followed with the aid of the block diagram given in Figure 5. The transmitter
coder produces the rangi:tg sign_ which phase modulates the transmitted carrier.
This signal is propagated to the spacecraft and back to the ground receiver,
which de modulate s the ranging sif_aaal from the receiver carrier. The ranging
signal is fed to the range clock receiver, where it is mixed with the output of
the receiver coder (controlled by the automatic Acquisition and Programming
Unit) to recover the clock signal. The amplitude of the recovered clock signal
reflects the degree of alignment between the received ranging signal and the
, receiver coder, and is used as the correlation indication for _he acquisition cir-
cuit,-y. A local representation of the clock signal is t_ken from *.he VCO of the
range clock receiver and fe_ to the code cl'_ck transfer loop*.
*Dx_ingthe synchrcoizsfion lxoces_, the input to the code clock transfer loop is taken fromthe
_gmsmitted clock signal.
, ;' 9
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The clock drive to the receiver coder is obtained by doubling the frequency out-
put of tb- code clock transfer loop. The output of the code clock transfer loop
s also phase compared with the transmitted clock to obtafl_ the clock doppler
ignal. The range equivalent of the delay that must be inserted into the receiver
zoder by the acquisition circuitry as well as each cycle of clock (and later UHF)
doppler are recorded in the range tally to indicate the range to the spacecraft.
The resultant range measurement is fed into the readout register for sampling
by the data processor.
3.5. i The Range Clock Receiver--The range clock rt,ccivcr is designed tc_
axtract the clock from the received ranging 31gnal, and to furnish a corrclatlcm
voltage which is a function of the alignment between the re,'eiv_,d c_,dc (Steps 3.
4, 5 and 6) and the subcode being acquired. The block diagram _,lvcn in I-'n,_rc
4 6, shows that it is composed of three basic parts, namely a bal:tn¢'cd dctcct,,r.
a received clock phase locked loop. and a coherent amplitude dt,tectc,r.
The balanced detector is basically a comparison circuit in _hwh tht, ,'c-
-: ceived code clock combination is compared with the local subcode I_.,_n_ :tc¢ttllr,,cl
to recover a representative cluck signal. For better rcsoluti,m, lht...,t, bigvml.-.
are phase modulated on a 10 mc carrier. The balanced det_ tor is d.'.',lgncd l,,
provide a Nll clock output only when the individual bits of t two code.,, arc in
phase. Therefore, the amplitude of the clock componen* _" .s an abrupt in-
c..'ase when the code is synchronized. The output ,, .etcctor is.passed
through a narrow band amplifier and used to control the frequency and l}habt' ()I
_e received clock phase locked loop. The amplitude of the clock comtx)nt, ntl.,,
detected in a coherent amulitude detector, to provide an indication of correla-
tion, or match, between the received and locally generated codes. The output
of the VCO is also fed to the code clock transfer loop as a locally generated re-
ceived clock signal.
3.5.2 The Code Clock Transfer Loop--The code clock transier loop is
locked to either the transmitted clock or the output of ,t2:_erange clock receiver
loop VCO (or received clock) depending on the program state of the system.
There are two outputs. One which is passed through a frequency doubler and
used to drive the receiver coder, and one which provides the quadrature clock
doppler signals (_. e. clock doppler 0 degree and clock doppler 9(. degree) to the
range tally.
4.0 DIGITAL PORTION OF Tt1E RANGLNG SYSTEM
The digital portion of the ranging subsystem con _tams the logic circuitry, by
_. which the cltstance to the spacecraft Is d,_termined, updated and fed into the data
'_ 12
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processing equipment. It conbists of a TLansmi_er Coder, a Receiver Coder,
a Timer, a P:'ogram Unit, an Automatic Acquisition Unit, a Number Generator,
a Rang_ Tally and a Readout Register. It is fed by the output of the range clock
receiver, which supplies the correlation indication; the clock doppler extractor,
which supplies tae clock doppler signal; and the dopp!er extractor which supplies
the LHF d_ppler signal. The system can operate Jn either an automatic or a
manual mode. All test signals required to check the operation of the system are
generated internally.
Drawing No. 1" shows the interrelationships and the signals that flow among
the various units of the system. A pictorial presentation showing the e=luivalent
logic for each of the individual units is give,_ in Drawings 2 through 10 inclusive.
An explanation of _he conventions used in compiling these logic diagrams is given
in Appendix A. A d_ailed discussion of the actual design and i_.plementation of
these units is presented in the succeeding sections of this docume. "
There arc several places where signals are shown which seem to have no
_tseful purpose. Since this is sti!l an evolving system, this situation _ not un-
expected. These signals have nc,t been deleted from the diagrams since they are
still con_amea in the actual syetem.
4.1 Transmi%ter Coder
The transmitter coder produces the pseudo random ranging code which is
phase modulated on the transmitted carrier. It is composed of four subcodes
(a, b, c, and x) and a two bit clock signal. These are combined m a boolean
manner to produce the Y (a.b + b.c + '_-c) _ clt function which can be acquired
serially during the acquisition process. The "a", "b" and "c" subcodes are
2n - 1 bits long a,.d are generated m maximum length _hLft _'egisters; the "x"
subcode is 11 bits long and is generate(i by a direct logic Legendre sequence.
The code ,_ can produce el_aer of two code lengths by changing the length of the
"b" and "c" subcodes. The normal code length is used for measuring lunar
distances. The short code (or normal coder ) is used for measuring short
orbital distances, or for exercising the system. The following chart shows the
composition of t,he two codes,
"For the convenience of the reader, all drawings are presented at the end t.f the _ppe,_dices.
?This is actu_lly woduced as x.cl +• [(a.b + b.c +a.c) _ cll which is equivalent.
SWheneveta definite selection between two output conditions must be made, the peeferredoutlet
is called by name, and the altex'nate is designated a_ r_ weferred output (read as F'teferted
ou_.,t bar).
14
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i Designation i Length "a" subcode "b" subcode "c" subcode "x" subcode
i t i
I *, r }Normal Code _5,456,682 I 31 63 127 11
Short Code 71,610 ' 31 7 15 11
i iI -- l
The use of a dynamic logic system allows a shift register to be replaced by
a generating function and a tapped delay line which feeds the proper signals back
to the generating function. The generating logic is a function of the number of
stages in the register. The "a" subcode use-_ af 1 (_ af3; the "b" subcode uses
bf3 _ bf4 for the normal code and bf (_) bfl for the short code; while the "c"
subcode uses cf 4 "+_ cf s for the normal code a2.d cf ._ cf 2 for th.. sh01 t code.
The "x" subcode which is a Legendre sequence, is produced by the _'_¢J_2 +
xf.xf 3 + Xfl.xf2.xf 3 generating function.
If all n stages of a maximum length shift register happen t _ in the zero
state, when the generator is initially energized, the co-_.e can not be generated.
When this occurs, an all zero detector inserts a 1 into the delay line to initiate
_he sequence. This zero set stage is not required by the "x" subcode.
The all l's condition (i.e. all n stages of the code are in the logical 1 state)
is used t_ define an unique poin _.in the overall code and in each of the subcod_s.
It has many applications in the system. '12m outl_lt of the "a" subcode all l's
detector provides the 31 microsecond base for the minor and major machine
cycles which run the system. The time delay between the occurreuce of the all
l_s position of _he transmitter and receiver coders provides an unofficial station
r,_adout of ._uacecraft distance once acquisition has occurred. In addition, the
all l's positicn iB the only point in the sequence where a one bit shift of t],__ sub-
codes is possible. The all l's position is detected at an earlier position m the
sequence to allow fo]_ the processing delays that must occur between recognition
and use in a clocked system.
A flow diagram of the transmitter coder is given in Drawing No. 5. It shows
the generating logic, the tapped delay line, the zer_ start mechanism, the all l_s
detector and the code length selecu)r for the various subcodes as they apply.
The diagram also shows the logic circuitry t_y which the subcodes axe combined
to produce the final forms of the transmitter coder outpuL This consists of the
majority function combiner, the code combiner, the ciock synchronizer, the el (_
code circuit, the squaring amplifier, and the controls ,'equ!red to permit" either
the clock or cl (Z)code to reach the transmitter mod,_lator. A code only signal
which has a 34 microsecond delay time (relative to the actual generating time)
is also produced. This signal is (_) with the output of the receiver coder to pro=
dace a pseudo-correlation test sig_,,,1 for the acquisition unit.
15
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4.2 The Rece!ver Coder
The receiver coder produces the code sequence _vhlch is used in the acqulsi-
tlon of the received code. Except for the following additions imposed by the ac-
quisition process, the receiver coder and the transmltter coder are duplicate
units:
1. The _mt_t of the receiver coder must present a different subcode com-
bination ,_,vithout the clock) for each program state during the acquisition
process.
2. The receiver coder must be aynchronlzed to the transmitter coder at the
start of the acquisition process to provide a zero set condition.
3. The receiver coder must have the ctr_.xtttry required to shift its code tx>-
i sition one bi_ at a time (either right or left).
The circuitry required for conditions 1 and 2 is provided by the addition of
a few simple "and" gates. The code shifting signal {Condition 3) can be generated
either manually or automatically, and is tied to that portion of the system using
: the transmitter clock** This signal must be converted to a single pulse synchro-
nized to the receiver crxler clock before it can be used. As will be shown later,
this in turn must then be introduced st the only spot in the code sequence where
it is possible to make the desired one hit shift without disrupting the rest of the
! sequence. The generation of the right shifting Imlse from a manual right shift
signal is shown in Figure 7. The left shifting pulse is generated in the same
! manner, when initiated by the manual left shift signal As can be seen, the use
i of _wo flip flops and the AW timing pulses creates a situation whereby only one
shift pulse, synchronized to the receiver clock is generated for every manual
shift signal generated, regardless of. its duration. The circuitry used to generate}
the code shifting pulse from the automatic shift signal is shown in Figure 8.
._ralu two flip flops and the AW timing pulses are used to convert this signal to
a single shlf _. pulse, synchronized to the receiver clock.
?
The B code has i>ee_ chosen to illustrate the J_ub_,n'ation of the shifting mech--
{ anlsm into subccrle generator. A flow diagram _.e given in Figure 9. It consists
of the' same type of generating logic, zero start mechanism, delay line, all l's
detector and code length selector as in the transmitter code generator. However|
i _-there are also the synchronization mechanism and shift right and left circuits
}
! 'The basic __ drivi_8 d_e T psc tml_ is derived by doubLingd_e frequency of the
i and all T units the teceiv_ coders which driven_rmnslmil_ret ¢|ock, c oumoa to pac mare
by twice the received clock h_queney.
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required by the receiver coder only. The code syr,cbrorflzationmechanism
uonsists of two "and" gates which control the logic input to the de!ay Lines and
thereby the code sequences. The _mJ.ng of the shifting circuitry can be seen by
the use of table i, in which the normal as well as the right and left shifted B code
sequences axe illustrated. Notice that a single right shift can be obtained by re-
peati_g the all l's word which in effect lengthens the code sequence by one bit. A
single left shift can be obtained by deleting the all l's word, which in effect
shortens the code by one bit. The all l's word is unique in that its repetition or
deletion does not effect _e rest of the sequence. The all l's is repeated by in-
sertin g a 1 into the delay line instead of the 0 normally generated by the logic
during the BW 2 state. This !s done by the shift right flip flop and the control
gate. The flip flop is set by _ny s_dft right pulse (R) which occurs during state
P 5, allowi_g the first BW 2 pulse to pass through the control gate, putting a 1
into the delay Line. The BW2 pulse simultaneously resets the flip flop making
the control gate inoperative i microsecond later so that only one pulse per shift
is passed by the control gate. The all !'s is deleted by introducing a 0 into the
delay line instead of the 1 normally generated as the output of the BW state. This
is done by the shift l_ft fllp flop and a control gate. The flip flop is set by any
shift left pulse (L) which occurs ahtriug state P5, and allows the first BW pulse to
inhibit the input to the delay line for one microsecond, thus inserting a zero. The
BW pulse simultaneously resets the flip flop _ the ccmtlol gate inoperative
one microsecond later, so that only one BW pulse per shift is passed by the
control gate.
The receiver x s_code is similar to that of the transmitter x subcode with
the above mentioned modifications. Since it is a direct logic generated Legendre
sequence however, the shifting mechanism actually generates a new sequence
with each code shift. It requires two bite after a right shift aud four bits after
a left shift to revert back to the original code sequence with the pruper shifts
inserted. This sequence is also shown in Table 1, and in Figure 10.
A complete flow diagram of the circuitry used by the receiver coder is given
in Drawings 6 and 7.
4.3 Timer
The timer is made up of a 31 microsecond, 31 tap, open ended shift register.
The starting pulse comes from the word detector (aw) of the 31 bit "a" subcode
of the transmitter coder. The individual tap outlmts,referredto as timingpulses,
are designated as tO, tl, t2, t3, .... t30. They provide all the timing required
•" by the system, _ are the time base for the generation of all numoers used
_ throughout the _ystem. The unit also de._mes a 31 microsecond minor machine
_ cycle. Four of these minor machine cycles, designated as tA, tB, tC, and tD are
_ 20
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Table 1
Code Sequence As Effected By Shifting
B SHORT CODE SEQUENCE
TIMING
LEFT SHIFT NO SHIFT RIGHT SHIFT SEQUENCE
111 111 111
011 011 0il
001 001 001
100 100 100
010 010 010 BW detected
101 101 101 BW
110 II0 ii0 BWI
011S 111 111 BW2
001 011 lllS
100 001 011
010 100 001
10! 010 100
110 101 010
111 110 101
011 11! 110
X CO-DE SEQUENCE
TIMINC
LEFT SHIFT NO SHIFT RIGHT SHIFT SEQUENCE
I0110 i0110 10110
II011 11011 11011 XWdetected
IIi01 iii01 iii01 X'W
01110 01110 11110S X'WI
00111 00111 01111 XW2
00011 00011 00111 XW S
00001S 10001 00011
10000 01000 10001
11000 10100 01000
01100 11010 10_00
10110 01101 11010
10110 01101
S indicates Shift point (first different word)
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generated sequentially by the t29 pulse (because of a two mlc_.osecond processing
delay) in a ring counter to form the 124 microsecond major r.achtue cycle. The
ring counter is physically located in the program unit mo ....
A flow diagram of this unit is included as part of Drawing No. 10.
4.4 The Program Unit
The Program unit controls the sequential acquisition of the ranging subsys-
tem. It is a permanently wired unit, which c_.u be operated manually or auto-
matically, and is designed to meet the needs of the Apollo mission. It is divided
into a non-reset ana seven program states. A complete flow c]!agram of the cir-
cuitry which compose this unit Is given in Dra_in& No. 2. The wave forms of the
_ignals generated by the program unit are given in Drawings 11 and 12.
•" "lhe initial control of the unit rests w;th two push butto_ (reset and start)
located on the control panel. In the automatic mode, the start button must be de-
pressed to step the system from the reset state to Pl. From there the system
'i
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goes through the other states automatically. Control of the system is passed back
and forth between the program urit and the acquisition unit, as each performs its
required sequential function. The program unit determines the particular ac-
quisition routine to be performed and passes control to the acquisition unit by
initiating the proper acquire command signal. The acquisition unit accomp'ishes
the designated subroutine and returns control to the program unit by generating
the proper component acquired signal. The program unit, _hich reaccepts con-
trol, steps the system to the next state. The process is repeated until state P7
,designating the completion of the acquisition process is reached. In the manual
mode, the system is stepped from. one program state to the ne_ by means of the
start push button.
The system automatically reverts to the non-reset state whenever the re-
ceiver in lock (RL) signal is not maintained. The maintenance of the receiver in
• lock (RLj signal is dependen: on the presence of three externally supplied sig-
nals, and one internal signal. The external signals require that the receiver be
operational, and that both the selected S band receiver and the clock loop are in
lock. The internal or reset command bar {RP) signal provides the manual reset
control of the system.. The reset button, when depressed, removes the reset
command bar (RC) signal for one microsecond, to reset the system.
The step pulse (T} when accompamed by the proper acquire signal from the
acquisition unit, steps the system from one program state to the next. It is gen-
erated at t20 of the tA minor machine cycle. In the automatic mode, it is gener-
ated once every major machine cycle, whenever the system is not in the non-reset
state, h_ the manual mode, or in the non-reset state, it can only be initiated by
the start button. The start button when depressed, produces the start Command
(SC) signal which generates a train of start gate {S}pulses. The last of these
pulses occurring at t29 of the tA minor machine cycle fulfills the required input
logic to generate the step pulse (T}.
Entrance into each program state is controlled by means of a flip flop which
is set by the required input logic for that state. The system is kept in each pro-
gram state until the flip flop is reset by either the initiation uf the next program
state, or the automatic reset of the system (by the loss of the receiver in lock
(RL) signal). Except for the non-reset state, the individual input logics have most
signals in common, They each require a step pulse (T}, and a positive indication
that the system is in the previous state. States 2 through 7 inclusive require a
return signal from the acquisition unit. In states 2 and 3, this takes the form of
a count finished {UK) signal; in states 4 through 7 inclusive, it is in the form of a
component acquired (ZQ) signal. States 2 and 3 are the only ones that require an
additional signal. State 2 requires an indication that the transfer loop has been
locked to the transmitter clock, while state 3 requires an indication that it is
again locked to the receiver clock.
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The output of the program state flipflops are in the form of a train of pulses
synchronizedtothe transmitterclock. As such,theycannotbe used with the
logic inputs to the receiver subcode selectio_ circuits (which are sync.*u-onizcd
to the received clock), nor for applications such as controlling the program state
indication lights which require a static type signal. An FD 10 flip flop is used to
convert these dynamic to static indications.
There are six acquire signalE, ge_mrated at definite times in the machine
cycle or the programming process, that are required in the automatic acquisition
process. The first of these is the Start delay (SD) signal. It is used by the ac-
quisition unit during the transition from states 1 to 3 inclusive to provide a suf=
flcient time delay for all the synchronizatSon processes to have occurred. It is
generated by a flip flor) which is set by the _ansition into states 1 or 2 and reset
31microseconds thereafter. The second signal is the synchronization signal (SY}.
Its main function is to command the synchrcntzation of the receiver coder to the
transmitter coder during the P2 program state. It is generated by a static flip
flop which is set by the transiGon into state 2, and reset by the first pulse in the
next tC minor machine cycle. The third signal, which is generated in the same
process is t_e operate switch loop (SL) signal. It guarantees that the receiver
coder is driven by the received clock, except for the brief interval, when being
synchronized to the :ransmitter coder, it is driven by the transmitter clock. The
FD 10 flip ?lop which generates the switch loop (SL) signal is originally set when
the system leaves the nonreset state. It is then reset by the start of the Pl pro-
gram state and set again at the termination of the code synchronization interval
during state P2. Note that sufficient time is allowed for the loop to be phase
locked to the transmitter clock before the code synchronization takes place, and
that sufficient time is allowed for the loop tc be again phase locked to the re-
ceived clock before the start of the correlation process starling at P3. The
fourth signal is _he four microsecond convert commsnd (C} which is generated
onoe e,,ery maJcr machire cycle. It gates the voltage digitizer to sample and dig-
itize the current correlation voltage as needed by the acquisition process. This
signal is generated by an FD !0 type/lip flop which is set at tO and reset at t4 of
every tD minor machine cycle. The fifth and sixth signals _,Mch are generated
during program states 3.4, 5 and 6 are the acquire gate (A) signal which triggers
theacquisitionofthesubc.'zies,and the shifttime (ST)signalwhich allowsthe
subeodes to be slnfted only at the _tart of the tB minor machine cycle. The ac-
quire command (AC} signal which is initiated at the start of each program state,
triggers the acquire ga:.e flip flop (A) giving a 31 mlcrosc_ond train of l_ses.
The shiftt'me (ST)signalisgeneratedby a simple seriesofgates as shown.
4.5 The AvquisitionUnit
This unitprograms theinternalroutinesreq_red for passage from one ac=
quisitionstatetothe next.During states1 and 2,thisinvolvesthegenerationof
24
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a sufficientime delay toinsurethatthe transientscreatedby shiftingthe code
clock transferloophave settledout ofthesystem. Instates3,4, 5,and 6 this
entailsthegenerationofallshiftingand detectionsignalsrequiredfor the com-
pleteacquisitionofthereceivedcode by t_ereceivercoder. The acquisitionis
done one subcode ata time as detern_inedby the program state.Each subcode is
shiftedone bitata time untilthe correlationlevelatallsl'Aftpositionshas been
examined. The subcode is_henret,rnedtothepositionwith thehighestcorrela-
tionindicationtocomplete the subcode acquisition.The range,which isdeter-
mined by thenumber ofshifts,i3 accumulatedin therange tally.
For descriptive :._urposes, the acquisition unit can be ctivi_dc_ into five basic
sections. They are '.he correlation level detector which measures the correlation
value; a hig_._correlation level storage which stores tile highest correlation value
received; a shift position counter which counts the number of times the subcode
has been shifted; '_ high correlation level shift position storage which records
the shift position with the highest correL, tion value; and a code shift generator
which generates the shift pulses required to shift the code after each correlation
interval is over.
A flow diagram showing the logic circuitry which _ontrols the acquisition
process, and the generation of the signals that are required is given in Drawings
3 and 4. The waveforms of these signals showing their timing effects cA the ope,'-
ation of the system is given in Drawings 13 and !4. A detailed discussion of the
component parts of the acquisition u_t is given in the following sections.
4.5.1 The Correlation Level Detector- The correlation level detecter con-
sists of a vcldicon, a serializer, an integrator, a digiswitch, and a time counter.
The correlation level, which is measured as an analogue voltage, is sampled once
during each major machine cycle and converted to digital form by the voldicon.
It is then fed into the system through the serializer which converts the parallel
binary output of the voldlcon into the serial binary numbers used by the system.
An adequate n_unber of samples* (as determined by the received S/N ratio) is
taken for each shift position and hntegrated to insure that _e correlation indica-
cation is independent of background noise. The number is set manually by the
operator prior to a ranging mission by means of the digiswitch, which determines
the number of machine cycles counted by the time counter.
The parallel binary output of the voldtcon is converted to series binary dur-
ing tC minor machine cycle. Because of the limited number of input gates on the
LE 10. several cards, connected in series are used. Since true reference time
"The total acquisidoc time is a direct fuQcdon of the numberof samples. To keep this time at a
minimum,only an adequate number of samples can be taken.
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occurs only at the output of the last card, the inputs to all other cards are refer-
enced to smaller binary numbers to allow for the required processing delay
{which will recreate the correct number), rhe 2's complementer circuit is u_ed
as a subtraction circuit. The final output of the sertalizer (VF} is passed into the
integrator only when the timing counter is actually c¢,,mt]ng {as controled by U'K).
The integrator is a combination additio_ circuit ,_ud storage register. It is set
to zero by simply inhibiting all sum and carry outputs for 31 mtcrosec_,,;ds by
means of the start integration gate bar (UN) signal. When all samples have been
added, the register contains the correlation integral for the particular code shift
position.
The number of samples taken for each shift posit, ion is determined by Lhe
manual settlng of dtgiswitch located o.-, the control panel. The switch setUng per,-
mits a binary choice from 2 _ m 219 san__p_.ings per shift position. The binary
number corresponding to the switch posiUons is set into the series binary logic
of the system through the use of fcm.r LE 10 logic cards (each gate of which is
connected to one switch posiUon).
The timing counter, which uses a decremental type action, measures the re-
quired time delays for entrance into program states 1 and 2, and sets the number
of samples fed into the t.ntegrator during states 3, 4, 5 and 6. It consists of a de-
lay counter loading (UF} circuit, which determines the maximum Ior initial) count;
a puh_e generator, which generates the sample time pulse (ZC) once every major
machi_,e cycle (at t3 and tC) ; a unity suotract circuit which does the actual dec-
rementing to furnish the delay count down (UG) output; a storage register, which
reintroduces the counter storage (UH} signal as the new input to the counter; and
a negative detector which triggers the 124 microsecond train of dei_y count
finished (UK) pulses.
The counter loading number is determined oy the program state. Since it is
not used during the program reset state, the counter is kept in the count finished
condition by the introduction of a continual stream_ of pulses (NR) as a loading
signal. At the start of program states 1 and 2, the start delay (SD) signal loaas
the counter with a t13 timing pulse, which (because. of process4_ng time delays)
puts a 212 initialcountintothetimer. During states3,4, 5 and 6 two inputload-
ingsignalsare generated.The counterwould normally be loadedafar each shift
gatesignal(ZW). However, afterany code component shift,a certainamount of
time must be alluwedforthetransientsintroducedinthecorrelatic_detection
circuitstosettledown. The timingcounterisused forthedeterminationofthis
interval.The shiftcommand signalfirstloadsthe counterwitha t7timingF_Ise,
which pu_: a 25 initialcountintothe timer. The delay courtfinished(UK) signal
obtainedafterthisquietingintervalallowsthe ST signaltotriggerthestartin-
tegration(UN) gatewhich allowsthenumber selectedby thecUglswltchtopreset
,: 26
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the counter for the proper integration time. Note t}at the presence of control
signals on one gate to allow the prope," loading ea'e accompal_ed by controls on
the other gates to erase all previous courts by inhibiting the feedback from the
register. The absence of loa0ing signals allows the feedback from the register
to load the counter with the decremented number.
Since the lzrgest loading number to the counter is the 2 L9 input from the
digiswitch, We 23o cosition in the register can be filled onl_ when the count goes
negative (i.e. when the zero count is decreased by one). Therefore the negative
detector which generates the count finisl_ed signal need only examine this point.
Because the serializer interrogates the voldicon during the tC machine cycle,
the t30 position occurring in the tD cycle has been sele_.ted to generate the count
finished pulse. Note that the sample time pulse (ZC) is a!so generated during the
tC machine cycl:_ to correspond to this selection. The delay count finished signal
(UK) prevents the seriMizer output from feedin[ into the integrator, and fllrnishes
the control for the doneration of abe shift command (ZV) and the start integratmn
gate (UN) stgnals.
4.5.2 The High Correlation Level Stor-ge Unit--The high correlation stor-
age unit con'_ins a storage register, a gate, and a magnitude coml:arator. Tne
register _o composed of a 31 microsecond circulating delay line and the appro-
priate . in (YD) and _'ead out (YE) circuitry. It retains any number fed into
it, ur_til replaced by another number, since _ere is no erase mechanism. The
magnitude of the numbers in the integrator and high correlation storage registers
are comp'_red continuously in the comparison circuit, which makes an algegraJc
comparison. The output of the comparator, called the voltage ± gate (YY, is
examined at the end of each code shift by the next shift cummand signal (ZV) to
determine the higher value. If the irtegrater output (YC) is higher, it replaces
the number circulating in the storage register.
At the start of each subcode acquisition, the storage register is loaded with
a negative number {all binary positions are filled) by the action of the acquire
gate (A) and u3---0control ga_e. This guarantees that the integrator output at the
end of the first code shift will be fed into the regis_r. In the automatic a,_quisi-
tion process, the output of the comparator (YF} is read on command ¢,i the fol-
lowing shift command (ZA). A favorable comparison triggers the transfel gate
flip flop, generating _ 31 microsecond transivr gate (YG) which allows the num-
ber stored in the integrator storage register to pass into thu high correlation
storage l'egister, fhe transfer gate (YG) ,-an also be triggered manually by the
store pulse. The waveforms b:_which this manual _tgnal is synchronized to the
system timing logic are similar to those :iescrtbed earlier.
4.5.3 The Shift Position Counter .-The salft pos.tton counter consists of a
code length general.or, and a counter. It ts similar to the tlmer counter in that ._t
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uses a decremental action, selective ]oading arrangements, a count finished de-
tector, and is loaded twice per progr_an state. The actual implementation is quite
different. At the start of each acquisJ tion period, it is loaded with the appropriate
code length plus one. It is then decremented by each shift gate pulse (ZW) until
the finish one detector (ZK) has been reached which triggers the count finished
(ZL) flip flop. The reload shift position counter (ZR) signal which is also trig--
gere_i by the (ZK) signal again loads the counter, Thiz. time the counter decre-
ments to the value stored in the high correlation shift position storage, as de-
tected by the equality detecter (Z---P)which triggers the component acquired signal
(ZQ_.
Because of the two se _mlentiaI c_at_t signals required (ZL and ZR), it is
easier to implement the c(xmtJng mechanism by starting with tI,._ code length
plus one. The proI_cr loading number is selected by a series of "and" gates, _d
fed into the counter as a shift p_sition input signal (ZE). (Note that all loadtvg
numbers are generated in sufficient time to allow for processing delays)..'fine
shift gate (ZW) which acts as a decrement pulse initiates a train of shift position
! counter Jontrol pulses (ZIP). The number of pulses is a functlou of the number
currently circulating In the register, since the occurrence of the firs _."one" in
the series binary number coming from the register automatically resets the (ZF)
flip flop. When the resultant h" ,In of pulses is added mo@alo two to the number
currentlyin the register,itreduces thatnumber by one.
The finish(one)detectorisa simple flipflop(ZK)which issetattl and re-
setby the occurrence of the first "one" in the series binary number coming from
theregister.The stateofthe fllpflopisexamined att30.As longas thereare
ones coming from the register, between tl and t30, the flip flop will be in a reset
: conditionatt30.However wJ'enthecounthas decreased toone,theRip flopwill
stillbe in thesetstateattime t30and the ZL flipflopwillbe triggeredtogive
i thecountfinished(ZL) signal The outputofthe (ZK) fllpflopIsalsoused inthe
g-_neratlonofthereloadshiftpositioncounter(ZR) signal.This signalisnotre-
qaired until two machine cycles later; it is generated by examining the output of
the (ZIQ flip flop at time tl. The (ZR) fliP flop generates a train of 31 micro-
: second pulseswhich _Alowsthe countertobe reloaded,a.gain,note that alltim_
i isrelativet_thatofthepositioninput(ZE) sJgnal.
t
4.5,4 The Shift Position Storag__-- The shift position storage contains a gate,
a storage register and a ehlft posi_on equallW detector. When,_ _r a new num-
_!_ ber is stored in the high level corrolation storage, the equivalent shIR position
" t'_ ofthesuboode isgated intothe shiftpositionstorage.When thecorrelationlevel
__ at all shift positions has .been examined, the code is reshlfted to the position
stared in the shift position stor-_,_, as indicated by the equality detector.
" I 28
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The urdt is loaded by *_henumber currently in the shift position ccxmter de-
lay line (ZH} by the same .transfer gate (YG) sigmal that ]oads the high correlation
storage register described earlier. This number circulates in the storag_ regis-
ter until a new number is introduced to replace it. A new number cannot be
stored after the count _ished (ZL) signal is generated.
The inputs of bcth the shift position ccxmter (ZG) and the shift position stor-
age (ZM) are fed into a modulo two adder, whose output is zero only ff the two
numbers are alike. The actual comparator generator is a flip flop which is reset
by every t30 timing pulse, and set by 2ae output cf the modulo two adder. The
output of the equality detector ."Lipflop (ZP) is also sampled by every t30 timing
pulse. When the output of _he modulo two adder is zero, the flip flop will still be
in a reset state at the next t30 interval, and the equality detector (ZP) will trig-
ger the component acquired (ZQ) flip flop. "i'_ais signal denotes the comp:etion of
the code acquisition process and the system progresses to the next program
state.
4.5.5 The Code Shift Generator--The code shift generator produces the
three signals (ZV, ZW, and UN) needed by the timers to set the subcode to the
shift position with the b2ghest correlation. The shift command (ZV} is generated
by the first count finished (UK) signal from the timing counter. It examines the
output of the high correlation magnitude comparator (YF), triggers the shift gate
(ZW) flip flop and sets the {UP) control mechanism for the generation of the start
integration gate (UN) signal. The shift gate {ZW) sigral permlts the loading of
the correlation time interval cc_mter for the quieting interval following each one
bit shift of the subcodes. The second count finished (UK} signal which is gener-
ated at the end _f this quieting interval triggers the start integration gate (UN},
which loads the counter with the preselected digiswitch nuraber. The count fin-
ished signal (UK) which is generated at the enci of this time interval is again di-
rected to the shift command logic and ZV is generated to repeat the sequence.
Note thattoguaranteea proper two sequence operationduringstateP3, theac-
quirecommand (AC) signal automatically sets the shift gate static (ZWS) and
the selector flip flop (UP) eince they can be in either position when initialiy
energir_
After the desired shift position is determined the code is returned to that
posltiou, by generating the required shift gate (ZW) pulses without the accom-
panying timer oom_ter delays. This zvrxie of operation oocurs during that interval
when the finish signal (ZL) trom the _hift posittcm counter has occurred and the
component soqulred (ZQ) signal has not, It is implemented by the (ZL,-_, SD
and maatml shift bar) "az_" gate which acts on the (ZW) flip flop. Tb_e (ZW)
pulses are generated once every major machine cycle by the {_r) pulse train,
_9
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4.6 The Range Tally
The range tally is an accumulation device which stores the range number
(in series bins.ry form) i_ a 31 microsecond, 31 bit circulating register. It con-
sists of a 28 microsecond magnitostrictive delay Hne and three binary adders
connected in series, which are called appropriately the chinese number adder,
the doppler adder, and the medulo number adder. A flow diagram of the tally is
given in Drawing 9. The input to the adders are the number circulating in the
delay line (DL), the chinese number ± gate (_ ± ), the doppler ± gate (D ±), and
the modulo number ± gate (M ± ). The output of the range tally is that of the
modulo number adder (MA) which is fed into the readout register. All range
numbers have their true values here, since there are no processin_ delays at
this point. Since this is a circulating register, a blocking mechanism is included
in the carry portion of each unit to prevent overflow. These blocks occur at t 27,
t 28, and t 29 for the successive units.
The range rally is zero set during program state 2, when the code synchro-
nization takes place. The same signal (SY) which was used to synchronize the
codes, blocks the flow of range numbers through the chinese and modulo adders
to clear them. "me lock out (LO) signal _w_',ch will be discussed later) clears
the doppler adder.
4.7 The Chinese N,_umber Generator
The chinese number generator provides the range n_mbers in semal form
which correspond to the total code delay resulting from a one bit shift in each of
the subcodes. These numbers are brought into play during the acquisition pro-
cess. The actual numbers themselves _._rederived in Appendix E.
A flow diagram showing the method by which these numbers are generated
and fed into the system is given in Drawing 8. These numbers are generated
using the negative output of the LE 10 (to reduce the required circuitry). _/_ne
logic input is advanced to compensate for the processing delay between the gen-
eration and use of thes_ numbers. For example, AS is generated as an octal
: number of 10000012115 (or 1,073, 747,021 range units) but is used as 2,423,300
(or 665,288 range units), which is the correct chinese number. Once generated,
the flow of the individual chinese numbers is controlled by the use of "and" gates
so that thc_y are M into the system ouly during the appropriate acquisition states.
When a _bcode being acquired is shifted one bit, the control mechanism opens
the proper gate for 31 mtcroseco_h; allowing the selected number to be fed into
the chinese number ± (:_± ) gate. In the automatic acqulsitio_mode, allshifts
are in the shift right direction. During the manual mode which is used only far
._ test Imrposes, a shift left,which requires a subtraoti(mof theequivalent number,c
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is alsopossible.This subtractionis convertedtoan additionby means ofthe 2's
complementer. Noticethatallcontrolcircuitryisinl_iatedatd6 to accotmtfor
theprocessingtime delay between thepointofcontroland thetruetime occurring
atthe outputoftherange tally(MA). The wave f""ms and thetimingassociated
with thesecontrolsignalsare givenin Drawing 14, showing theirrelationship
with the acquisitionprocess.
4.8 The Doppler Number Generator
The range measured atthe startof*.heacquisitionpr_ce_s isupdatedby
doppler numbers fed into the tally at intervals corresponding to every cluarter
cycle of clock do_rgler during the acm_isition process, and every, four cycles of
rf doppler thereafter. The doppler signals are fed into the system through axis
crossing detectors located in the Voldicon which transform them into square
wave equivalents. These axe synchronized to the basic system clock by the dop-
pler synchronizer shown in Drawing 9. Two =lor_ler signals, obtained by quad-
rature detectors are provided to detect the direction of the doppler signal. These
signals are called the clock 0 ° and clock 90 °. The wave shapes given in Drawing
15 show the method by which the direction of the doppler signal, and its zero
crossings are detected to furnish the add and subtract pulses as needed. For
simplicity, the clock doppler going in a positive (i.e. 0° signal before 90 °) di-
rection is chosen as an example. The true sense of the doppler can be deter-
mined from the resultin_ waveforms by examining the changes in polarity of the
signals at the zero crossings. The four relationships selected by the detection
logic define each of the four possible comoiuatJons that can occur only for a posi-
tive going signal. The detection of a negative going signal requires four different
relationships. _n the acquisition states, denoted by DS, in which the clock doppler
is detected, all f(xLr zero crossings give an add pulse (AP). In state P7 where
acquisition has been accomplished (denoted by DS}, and only the rf doppler is to
be tallied, only one add pulse per doppler cycle is derived.
The add pulse is converted to a 31 microsecond train of add signal !.AD)
pulses which permits the addition of the appropriate range number into the tally.
Because of the f,-equencies used, this requires 72 range units per quarter cycle
of clock doppler, and one range unit per 4 rf doppler cycles. A flow diagram of
this logic circuit is shown in Drawing 9. In the code acquisition states (P3, 1_4,
P5 and P6) the add pulse (AP) goes directly to the input of the add signal (A) flap
flop because the doppler select (DS) signal inhibits the divide by four logic. In
the non-acquisition state (i.e. P7) only one add pulse out of four (by means of the
two binary stages) are allowed to be gated to the add fllp flop, During the acqul-
sition states, denoted by DS the 72 range units g_neratf_ In the number generator
_----_)are fed into the doppler i gate, wblle in the non-acquisition state denoted
by DS, only one range unit generated at t27 (to allo_ for processing delays) is fed
31
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_nto the gate. This circuit utilizes the same type of add and subtract mechanism
as the chinese number geners" r discussed earlier.
Two importa_-_ doppler control signals that are recltdred during the acquisi L
tion process are the lock out (LO) signal and the subtract two (SZ) signal The
flip flop used to generate, these signals is reset during state P2 by the synchro-
nization signal (SY). It is important to remember at this point, that there is no
doppler signal durir" the synohromzation state (P2). Both signals are generated
at the start of the a quisition process by the doppler signal. If it has a positive
direction, the lock out signal (LO) is generated in coincidence with the first zero
crossing of _he 90 degree doppler signal. The add pulse which is generated si-
multaneously by the same logic allows one doppler range number to be inserted
into the tally. If the doppler has a negative direction however, the lock out signal
(due to its input logic} will not be generated until the first zero crossing of the
dcppler 0 degree signal which occurs at 180 degrees (90 degrees later than for a
positive going signal). Thcrefore the first subtract pulse (which was generated
at the first crossing of the 90 degree doppler signal) canot be tallied because it
occurred before the lock out signal enabled the output of the doppler generator.
The subtractImlsewhich is generatedsimultaneouslywiththe lockout signal
must therefore subtract two do[pier numbers from the tally. This condition is
recognized by the subtract two input logic which generates the new number by
inser'_ing a one microsecond time delay into the doppler number fed into the
range tally(seeDrawing 9).Note thatthe subtracttwo signalcan onlybe gen-
eratedduring the interval between the synchronization of the codes and the gen-
eration of the lock out signal. The waveforms and the timing associated with the
generationofthe lockout (LO) signalare alsoshown in Drawing 15.
The r f doppler selector signal (DS} determines which doppler signal is bein
tallied.Itallowstheclock dopplertobe tallieduringtheacquisitionstateand
the r f dopplerthereafter.The dopplerselector(DS)signalisautomatically
generatedwhen thesystem is energized.The firstadd or subtractdopplersigna
that_curs duringprogram stateP 7 triggersthe DS fllpfloptogeneratethe
Doppler Select condition.
4.9 The Modulo Number ± Gate
The Modulo number corresponds totheunambiguous range ofthe system.
Itisnumericallyequal totheproductofthefoursubcode lengthsand thetwo bit
clock. It is generated by the _ame type of logic used to generate the chinese num.
bers. When the subcodes are being shifted, it is possible for the lndl,_ated range
number to enmeed the modulo number. The modulo number must therefore be
subtracted to give a true reading. When the range numl_r goes negative_ under
the same conditions, *J'.emodulo number must be added. Theee two unnat_tral
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states are recognized by the greater than comparator (G), and neg:._.e _etector
(ND) which feed the correcting numbers into the modulo ± gate.. A flow diagram
showing the generation oi" these signals is given in Drawing 9.
The modulo number _+gate signal is derived in the same manner as the
other ± gates. When the range number goes negative, the negative detector en-
ables a control gate and the modulo number is gated into the range tally. When
the range number exceeds the modulo number, the greater than comparator (G)
triggers the subtract M gate (SM) which allows the 2's complement of the num-
ber to enter the tally. Since the most sig::;ficant digit ever required to display
the range number is 229 , a one can exist in the t30 position only if the number
has gone negative. Therefore the negative detector is merely an "and" gate de-
signed to examine this point which occurs at t27 to account for processing delays.
The presence of a one triggers the negative detector flap flop generating a 31
microsecond train of pulses, which gates the modulo number into the tally. The
greater than comparator is more complicated than the negativ_ detector because
all the digit places must be examined. Since the compar,:e on is made on a digit
to digit bas._s, a greater thxn output signal can occur several times during the 31
microsecond comparison interval Hc_wever only the final state of the comparator
circuit (occurring at t28) is allowed the trigger the (SM} flip flop due to the in-
tervening gating circuitry. Note that a control is added to the input logic of both
the SM and ND flip flops to guarantee that one signal will not be generated while
the other is activating the modulo ± ga_.
4.10 2he Readout Register and Output Buffer
The readout register is made up of a static 31 stage shift register. When a
readout command pulse is received from *..hedata handling system, it causes the
number currentl_ stored in the register to be cleared, and allows the range num-
ber circulating in the range tally to replace it. The contents of the register re-
main static until the next readout command is received, The readout register is
disabled until the end of the acqmsition process {state P_,
The readout command pulse (or time tick} is passed through a synchronou_
generator to provide a single pulse RO synchronized to the 1 mc bit 1 ate of the
system. This signal resets the first flip flop to provide the PrimL,_.g Gate (PG}
signal which resets the shift register (i°e° zero sets all stages} and triggers the
one'3 filler (OF}, and zero's filler (ZF) flip flops, These signals which are on
for 30 microseconds {starting at tO) provide the drive to the shift register al-
lowing them to record the output of the range tally.
The errat Light flip flop is also set dtu'lng the clearing process by the read-
out command pulse, If a complete 30 bit shift does not take place during the
readout o_"the tally, the flip flop will remain set, and give an error indication,
_3
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The odd even fllp flop indicates that a complete acquisition has taken place.
Itdoes eo by changing itslogicstateone per acquisitionInterval.
The outuut buffer consists of 31 re!ay_ which are activated on a one ior one
basisby the zero outputsoithe correspondingflipflopsofthe 31 stagereadout
register,Their stateis sampled by thedatahandlingsystem atdesiredintervals.
The output,given inbinaryform, can be convertedtoany desiredform for read-
i.ngand transmission.
A flow diagram showing the operationoftheseunitsisgivenin Drawing
i0.
4,11 Test Signals
The entire system is capable of being exer, :ed manually for test purposes.
Switches on the control panel, operate on con_ gates =.n the system to shiR the
receiver coder either right or left; store the c_t _Z.he c_'rrelation integrator
4n the high correlation storage register; advance the pr_, orate; reset the
system; or feed the output of the range tally into the reado_, _ r_gls_z'. The
mechanization of these cot, trois has been described earlier under their respec-
tive sections.
't The system can be exercised tn the automatic mode if two important signals
which simulate the spacecraft are supplied. These are the doppler signals which
indicate,notion,and the correlationsignalwhich is a measure of the initial
range,or code displacement.
The simulated doppler signals can be generated either manually or auto-
mattcally as desired. A thr_e posi[ )n switch on the test panel determines which
doppler signal {normal, manual, or automatic) is fed into the digital system.
There are two sine-cosine potentiometers located on the test panel which manu-
ally generate the 0 and 90 degree versione of the clock or the rf doppler
when rotated. Noise is introduced Dy Jiggling the handles. There are two sets _f
FD 10 flip flops located in the range tally module which automatically generate
the 0 and 90 degree versions of the clock and rf doppler when triggered by an
- externallysuppliedsource ofdrivepulses. These pttlsesare usuallyobtained
from the time base generator of the Systron Donner Counter used for check out
purposes. A flow diagram showing the generation of these automatic doppler
signals is given in Drawin_ 8. As can be seen the flip flops are arranged as a
shift register. A change in one effects the other, but both must be set before the
first can be. reset, and both must be reset before the first can again be set. The
switch rate is dependent on the intmt pulses which are passed through the usual
synchronous generator.
3_£
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A simulatedcorrelationvo]tageis obtainedby addingmodulo two thedelayed
output of the transmitter coder (db4) "with the output of the receiv3r coder. As is
the case with the true correlation signal, the mammum voltage is obtained : hen
the receiver coder has been shifted the proper number of bits. The circuitry
required to generate the delayed transmitter coder (i.e. received code) signal,
and '.-he required receiver coder signal was discussed previously under the ap-
propriate sections.
5.0 THE GSFC STUDY MODEL
The digital portion of/he JPL Mark 1 ranging system has been duplicated
at CSFC. It is electrically identical to that of _e original. Since the rf portion
was not built, the clock and doppler signals normally derived from that portion
of/he syshem are _ot available. Two special impedance matching amplifiers
were built, so that the oscillator and time base outputs of the Sys_n Donner
Counter could be used for those purposes. The oscillator amplifier (Figure 11)
furnishes the one mc drive for the T pac units. The time base amplifier (Figure
12) can be used to furnish either the drive for the automatic doppler generator,
or the time tick signal for the readout re_ster. The output of the modulo two
adder which correlates the delayed transmitter coder cratput with the receiver
coder output was passed through an r c integrating circuit to ft,rnish the corre-
lation input to the voldicon.
The operation of the local system is identical to that of the JPL version
when operated in the manual mode. Automatic operation o2 the local system was
made possible by the introduction of switches designed to simulate the external
indicating signals fed into the JPL system during a normal automatic acquisition:
process.
- 35
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APPENDIX A
DESCRIPTION OF EQUI_rALENT LOGIC CIRCUITS
,'}.e digital portion of the ]){ark 1 system has been implemented by means of
the digital cards described in AppendL'. C. A set of equivalent circuits (Drawings
2-10 inclusive) has been generated at 3SFC which describe the logical operation
of '_he system in terms of these cards. Several conventions have been adopted to
simplify the logic and hence the understanding of the presentation. '_hese con-
ventions, and the reasoning behind them are given below:
1. The T pac system is basically a clocked system. Most of the cards
have a dynamic return to zero (RZ) output waveform. The FD 10, the
special cards and the relays ho,vever use static logic and have a uon-
return to zero (NRZ) output waveform. Since only the state of the sig-
na! during the clocked interval is important, all _aveforms will be
presented in a N_RZ form.
2. Each card making up the subsystem is identified by a unique mpemonic
name (i. e., shorthand notation by a couple of letters and numbers) ac-
cording to function. In the development of the system, however, some
names have inadvertently been assigned to two calds. These cards are
distinguished from each other by She simple expedient of adding, in
parenthesis, the unit from ,_.hich they originated.
3. When a mnemonic name appears on the drawings, the designated function
corresponds to the output of a card. All other points on the drawings
are equivalent circuit logic points which may or .may not correspond to
actual internally identifiable logic points on the card. Since each name
identifies the output of a card, the one bit delay which is _.uherent be-
tween input and output of each T pac card must be assumed as occurring
at these points.
4. The I,E 10, the FD 10,.the _M 10 and the TG10 all have both a true and
a false output available. To simplify the drawings, only the true output
is shown. An inverter has been incorporated 'uto the drawings to show
tt:e false output when needed.
It is difficult to incorporate the internal logic of the cards into the overall
logic of the system. Tt, erefore, an equivalent circuit has been evolved to sim-
plify the presentation. Although these equlvalent circuits describe the properties
of the card, they may not be exact with respect t,, the internal oporation. How-
ever, it is not necessary to de: " *he internal operation of each card to
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pIesent an overall description of the sy_em. For example, wbere feedback has
been used in the LE 10, the logical properties usually constitute a flip Ilop or
other storage device. Since it is this feedback which complicates the under-
standing of the logic, it has been incorporated into an equivalent logic element
which presents the c_rd in terms of its overall usage. These equivalent circuitsw
are given in Figures 13 and 14. Any equtvt ent circuit not found in these figures
is self-explanatory as presented.
There are three types of flip flops appearing in the drawings. The flip flop
labeled binary trigger (number 3) has only one input, and will change its output
state each time it is pulsed with a clock pulse. The other two have bot_ a set
and a reset input. ,'I'ne state of the flip flop depenas on the application of the
last input s_m!. If for any reason, the reset and set inputs of an FF flip flop
(number 1) are triggered simultaneously, the set input will alwaye predominate.
- If the set and reset inputs of an FD flip flop (number 2) are triggered simultan-
eously, the output will change state for each clock pulse for which this condition
is true. Circu_+_ munber 4, 5 and 6 are respectively an "and" gate, an "or"
_: gate and an inverter. These logic unitq are used to represent internal parts of
the LE 10 and FD 1O cards. Circuit number 7 represents the one bit delays
found on a DI- 10 card. Circuit nvmJ_er 8 represents an LE 10 card u_ed as a
modulo two adder. Circuit number 9 represents a TG 10 card which _,ccepts an
input pulse and generate_ a pulse which is synchronized to the 4n_ernal clock
-' drive of the T _ sys_m. Circuit number 10 is used to ._resent the serial de-
lay line re_resented by an SM 10. Circuit number 11 represents au adder which
is ueed for ad_d_ngtwo binary numbers, tt generates a sum bit and a c'_'ry btt,/
" _ and uses more than one card in its operetion. Circuit number 12 re, reseats an
algebraic comparator f,_r comparing two serial numbers. The nur-._ers are fedt
in lower order "_rst. 'I"ne output is valid only after the most st_tft_ _ut bit has
_ passed _hroe_t, .he comparator. Circuit number 13 represents a unity subtrac-
ts,-. ._ F "_rzcts a sin_.le pulse S ,*rom the serial input number A. Circuit num-
ber 1_ is a 2's complen_uter, Input A is subtracted from all zeros and the
_: final boxrow is dlsoarded. Input R resets or inhiblts any overflow carry from
_ _Lr_ serial vumber into the next serial number. Circuit 15 is a special
buffering card which he.s essentially no time delay.
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APPENDIX B
R F TRANSLATION CALCULATIONS
The following calculations describe the frequency translations of the ground
transmitted signal which occur in the spacecraft transponder, and the ground re-
ce._ver to derive the equations for the output of the doppler extractor. The equa-
tions are written in terms of the individual VCO's of the ground transmitter, the
spacecraft transponder, and the ground receiver. The biased doppler output of
the doppler extractor is given in terms of the two way doppler ou the received
carrier frequency (240/221 ft) superimposed on a bias frequency. The UHF dop-
pler is givenin terms of the twoway doppler o_ ¼ the received carrier frequency.
Frequency Translations in the Spacecraft Transponder (see Figure 2)
The _-equency of the signal received by the spacecraft is given by
ft ± ftd : 96 (fvcot ± fvcotd) = frs/c
where f t : frequency of transmitted signal
fvcot = frequency of ground VCO
d = doppler on the signal designated by preceding subscripts.
The frequency of the signal out of the 1st IF mixer is given by
(ft _ ftdJ - 216 '*t'vcos/c + fvcos/c_) = lstIF
• * = 1/2 frequency of the spacecraft VCO. L_. the fre-where ivcos/c
quency of the input to the VCO phase detector.
The frequency of the signal out of the second IF mixer is given by
(ft ± ftd) - 216 (fvcos/c _ fvcos/cd) - 4 (fvcos/c ± fvco,/cd) -- 2ndIF
or (ft ± ftd) - 220 (fvco./c ± ivco./cd ) = 2ndIF
but 2nd IF = (fvco¢/c ± fvco./cd )
"Since the spacecraft VCOis divided by two t_ use/n the phase lock_-dloop's phase detecme, ic
is used as 2fv:o,/c in the calculadoos, for con._ence.
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therefore (ft ± ftd)= 221 (fvcos/c ± fvcos/cd)
ft ± ft d
or 221 : fvco,/c _ fvcos,'cd
It follows therefore that
_t _ftd
fvo_/c =2--_ -and ±fvcos/cd - 221
These equaticeis can be checked by letting fvcos/c derived from the 1st IF equa-
t_ou equal fvcos/c derived from 2ad IF equation and inserting the actual value_
for known constants, so that in the static case
ft - 1st IF : ft
216 221
or 9.53mc : 9,53mc
The frequency of the signal transmitted by the spacecraft is given by
240 (fvco_/c ± fvcos/ca) : fs/c
ft ± ftd
but (fvcos/c ± fvcos/cd) - 221
240
therefore fs/c - 221 (ft ± ftd)
Frequency Translations in the Ground Receiver (see Figure 3)
The frequency of the signal received from the spacecraft is given by
24O
221 (ft + ftd) : ftd' + (240 fvcos/cd) -- frr
where ftd' is the down doppler on the up doppler.* For simplicity, this
term will not be earri=_d in _vcceedlng equations.
'This termis numerically equal to ±240 fvco./c dd
_a 48
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But as was derived above,
ftd -+240
-+ fvcos/cd :- -+22-1--SO that _*240 fvcos/cd - 221 ftd
and therefore
240
221 (ft -+ 2 ftd) + ftd' : frr
The signal out of the 1st IF mixer is given by:
240
- -+ fvco d) - 1st TF frequency22! (ft -+ 2ftd) 96 (fvcor r
24O
or 96 (fvcor + fvcord) =2-_- (ft -+ 2ftd) - 1st IF frequency
so that
240 (ft + 2ftd) - 1st IF frequency(_vcor + fvcord)- 96x221 - 96
S_nce in this system, the 1st IF frequenc) is held reiatlvely consta_,t, the doppler
(2ftd } must be removed at the first mixer by the difference frequency of theVCO
{resting frequency _._f due to the doppler}. The full doppler excursion must be
removed at the 1st IF because the 2nd IF is mixed with a constant frequency.
The equation above can be brokeu into the static and dynamic cases. The
static case is given by:
240 1st IF frequency
fvcor = 96 x 22l ft 96
The dynamics is given by:
24O
±fvcord = ± 96 x 221 {2 ftd)
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The signal out of the _d IF mixer is given by:
6fref - 1st IF = 2nd IF*
or replacing the value of the 1st IF by its value derived above,
240
- -+fv _) = 2nd IF6 fref 221 (ft + 2 ftd)  96(fvcor cot
where fref = refereuce frequency = 10 mc
from which:
2nd IF 6 240
(fvcor _ fvcore0 - 96 96 fref ± 96 x 221 (ft + 2 ftd)
This equation may also be broken down into the static case wh,_re
2nd IF 6 240
fvco:
+
ft96 96 £ref 96 x 221
and the dynamic variations v_here:
± 24O
±fvco,'d - 96 x 221 (2ftd}
These equations can be checked by let-ihng fvcor derived from the 1st IF
equation equal -vcor_ derived from the 2nd IF equation and 4_nserting the actual
values for known constantB, so that in the static case
240 1st IF _ 2nd IF 6 240
96 x 221 ft 96 96 96 fref + 96 x 221 ft
or - 1st IF = 2nd II? - 6 f ref
or - 50mc - 10 mc- 60mc = - 50mc
.Frequency. Translations in the Doppler Extractor (see Figure 4)
The frequency of the signal received from the Receiver Phase locked loop is
given by
3 (fvcor ± fvcord) = frde
"Althoughno dytmmics exist in the 2ridIF. after acqLd.,itic,t, the above equation reflects a
_yx_mic compensat/_ in ctcler to cmtrythe fref _ tvcor terms which axe needed for the doppler
: exu-act_ eqmuions which follow.
' 48
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Note that fvcor of the 2nd iF is chosen because it contains fret which must be
cancelled out in the doppler extractor or _.twill contribute errors to the doppler
measurement,
The signal out of the 1st mixer is given by:
3(_vcor ± fvcord) - 3 fvcct = 1st IF
The signal out of the 3nd mixer is given by:
57
-fvcot - 3 .(fvcor * f r "}or+ 3 f = 2ndlF221 -- VCO vcot
The signal out of the times 8 output is given by:
! 57 ±fvcord) +3 fvcot] = X8output3 _2-1 fvcot - 3 (fvcor
The sigu_ outofthe UHF range E_ractor is givenby:
Fs7 l s
- + fv d_ + 3 fvco _ f ± UHF Doppler8 L221 fvcot 3 (fvcor - cor t - 4 ref
In order to get the UHF doppler in terms of the doppler on the transmitted
signal ftd only, a series of substitutions are made in this equation,
Replacing(fvcor+ _ d)by itsequivalentterm derivedabove,gives-- vcor
UHF Doppler =
57 2nd IF 6 240 (f + _f d) + 3 fvco8 _ fvcot - 3 96 96 fret + 96 x 221 t t t "¥
which reduces to
456 find IF fret 60
UHF Doppler - 221 fvc._,t 4 + 4 221 (ft ± 2ft_ + 24 fvcot
Replacingft by its8qulvalentterm of 96 fvcot,the 2ridIF by i0 mc and fret by
10 mc reduces thist_ ik_ basic term of
- 60
UHF range doppler = 221 (_2ftd)
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The signal c_t cf the biased doppler outt_t is _ven by
4(X8 output) - 5 fr e f + fB = Biased doppler output
where f B : the bias frequency adJed to the doppler to eliminate :he
need for ± circuitry. It has a value of 1 inc.
Expanding this equation gives:
- ± fv d) + 3fvc -5 f_eF + fB = biased aoppler4 8 _ fvcot 3(fvcor cor ot
Replacing (fvcor +- fvcord ) by its equivalent term derived above, gives:
23040 - 240
221 fvcot - 2nd IF + fref 221 (ft + 2 ftd) + fn : doppler output
Replacing ft by its C_lutvalent value of 96 fk,cot, 2nd IF by 10 mc and fref by 10
mc reduces this to its bas!c value of
240
Biased Doppler output : fB 221 (22 ftd)
to which the down doppler on th_ up doppler must be added "_oobtain
240 240
Biased Doppler output : fB 221 (:t2 ft_ + _ ftd °
Note that the 240/221 ratio is used to translate the up dcppler to equal the down
frequency doppler which is the highest of the two. Therefore the derived equa-
tion ecluals the two way doppler on the received frequency.
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APPENDIX C
LOGIC CARD DESCRIPTIONS
There are nine different logic csrds used in the subsystem. Five are
standard T-Pac units _uflt by Computer Control Company, Inc; one is a modified
T-Pac unit; end three :_re special cards design£d for the JPL system by Deci-
sional Control Assoc., In_.
The LE 10 is the basic '.unit of the T-Pac system. Information is obtained at
a one mc bit rate by the presence (asse_ion output) or absence (negation output)
of pulses. The input logic is composed of four 4-1eKged and gates. The fulfill-
ment of the logic requirements on any one of the 4 input gate; will give an output.
As many as three of these gr.tes can be ganged to_e,.h_r to make a 3, 8, or 12
legged input. An imhlbit gate, which can overririe the logic decisk.n of the other
gate inputs is provided for added flexibility.
The DP 10 is a standard T-Pac unit which contains four independent delay
-_ lines of one pulse period duration. They _an be used to delay either ._ssertion
or negation pulses, and can be cascaded tog_her for greater delay with tagged
outputs at one pulse period intervals.
/he FD 10 is a stendard T-Pac unit which contains two independent static
(NItZ) flip flop c_rcuits. Each unit hz _ th-ee independent set gates and one reset
gate. Internal _eering insures that inputs applied simultaneously to both sides
--j _-_/I complement *.he flip flop.
The TG 10 is a standard T-Pac unit which produces a synchronized pulse
compatible with tho T-Pat logic Ior every asychronous or random input pulse.
The SM 10 is a standard T-Pac serial memory module. It is made up oi _t
magnitostrictive delay line, an amplifier-driver stage _ud a detector--amplifier
stage. It is driven from a standard LE 10 negation outp_'_ which provides bo_h
the wrfte in and erase control logic. Bo_ assertion and n£gation outputs a,e
provided. BoCh _o_and 30 n_crosecond delay units are used in the system.
The JPL-1 is a modified T-Pac unit, which contains one FD10 flip flop and
one squa__.ng Rmp]tfter driver. Conzr_ry to standard T-Pac design, the output
of the amplifier is balanced with respec_ to grotm_l. The unit hu a var_qd_le gain
control on the anq_llfler, A schematic diagram of the amplifier iM_ctiom is given
in Figure 15.
The SR*-SA is s cuatom made elgl_ unit, relay card, which is u._d to fee.,.
, control signals t_to the system. A _chematic _ Is given _ Figure 16.
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Note that the _ Is similar to that ol the dig"_itch in that, the absence of an
assertion signal is Ludicated by the presence of a negation signal.
The SRO-4 is a custom made fo_u" unlt relay card, which is used to feed
coa,_ol signal_ out _ the _ystem. A schematic di_ffcana of the unit is given
in Figure 17.
The CSC.-1 is a custom made clock syuchronization card. It provides a
.. means of deriv_mg a standard logic level output synchronized with a clock co-
heren_ sine wave input. When the set trigger is enabled during the negative
half cycle of _ine wave input, a coincident clock l_llse will set the flip flop,
prefacing a negative Outl_ut level. The ne_ clock pulse res_ the flip flop. A
_: schematic diagram of the unit is given in Figure 18.
J
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APPENDIX D
VvYRING 3 ILA.RTS
The digitalportionofthe rangingsystem ismade up primarilyofindividual
T-Pac traitswhich have been grouped into10 mo@alar assemblies. These have
been designated,accordingtotheirfunctionas the Program Unit,Acquisition
Units 1 and 2, Transmitter Coder, Recelver Coders i and 2_ Number Genera-
tor, Timer, Range Tally, and Reado_rtRegister. Each modular assembly is
composed ofone T blccchassisand eithertwo or four DIH terminalblocks
att2chedto itssides.* The T bloc isthe basic buildingblock ofthe T-Pac sys-
tem. Itcontainsenough slotsand connectorsfor 32 individt,_dT-Pac cards.
All connectionsbetween cards are made on a taper pinplug board locatedon the
frontpanel. The DUI terminalblock containa20 slots. Each slotis composed
ofthree intern'M_lyconne_ed taper]:.inz_crt.s.It12the connectinglink(forall
aon--relaytype signals)between the T blocsand the restol_hc.system. The
blockderivesitsname from the conventionused initswiring. All wires be-
tween itand a T bloc locatedbelow come from the outsideterminalwhich is
designatedas down (or D). Allwires between itand a T bloclocatedabove come
from the middle terminaldesignatedas up (orU). All wires between itand the
T bloc itselfare calledin (or1). Hence thename ofthe block--DUI. The ten
modular assemblies are contained in two subracks. All wires passing into and
out of these subracks must pass through one of two terminal strips, located on
top of each rack. Each of these ]:locks contain 60 independent sleeve type tal_
pin inserts. Connections are made by taper pin insertion to both ends of the
sleeve.
Each modular assembly is wired according to its own signal location chart,
consisting of a grid on which the location of the appropriate input signals has
been plotted. The assembly is completely wired when all the grid locations
having the same signal designation have been interconnected. A sample chart
given in Figure 19 cd_ll be used to illustrate the wiring conventions used to sim-
plify the signal lccation charts. As can be seen, the chart is broken down into
two major parts, namely the DUI and the T bloc sections.
Each DUI section contains seven columns. Taken in order, they arc the
subrack terminal dt_signation; the in/out designation; the A, B, and C (or DLrl)
connections, the slot location; and the slot functioa columns. All signals passing
out of the subracI_ must go through the subrack terminal strip. The first column
*The DUI blocks are atu, ched so that slots #I through20 ate on the risht and #21 to 40 are on the
left. If moreslots are needed numbers 41 d_roush60 a/_aingo o_ d_orisht and 61 tht_h 808o on
the left.
° "
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giw_ the designation of the interconnect_on, although the final destination of the
signal is given in the DUI columns. _/lle second column locates the origin of the
signal A signal generated in the asscmbly is denoted by a dot (.); a si_.al gen-
erated outside of the assembly is designated by a plus (+)o The A column shows
the lntercormection between the DUI block and the T Blc._° If the s_gnal originates
in the T bloc, the A column will show the source (i°e. it will designate the proper
T-lCac output). If the signal originates c_tside of the T bloc, this space will be
blank, althou_ a connection must be made to the T bioc as will be explained ',_-t_r.
The B cohunn shows the termina_ug point o1' _ll wires leaving the modular as-
sembly in an upward direction. The C columu _hows the terminal point of all
wires leaving the modular assembly in a downward d_rectlom The number desig-
nation column identifies the DUI slot and the slot function column defines t.he use
.or ptLrpose. Since the A (or in) column must be closest to the T bloc, the A, B,
C, and tnJout columns are reversed for slots numbered 21 to 40 and 61 to 80 when
the D_,rl bloc is on the left.
The T bloc part is divided into two major sections, namely the input and the
output wiring charts, The form_.t of the input section represents that of the cus-
tomized front panel taper pin board.* Since most of the cards are LE 10's the
columns are drawn m represent those input connectmns. When other cards are
used, their input designation and their connections are superimposed across the
columns° The convention used to ldenti_ t_ese other cards is given on the sample
chart. There are four r,riag conventions wh1_,h are used in this section to mate
the design ic_o to the T-Pac requiremente. The designation of these signals is
also given o_ the sample chart.
The output section of the T bloc format ie divided into four columns, namely
the function, the slot number, the mnemonic designation, and the terminal con-
nections. The first three are self explanatory. The last column (D indicates
that the output of the card is connected to a DP 10 delay line. This designation
is supplied because proper T-Pac wir._ requires that all cards feeding a delay
line must be terminated after the delay. This column is also used to indicate the
second mnemonlo designation for an FD 10. This convention is not contradictory
because the FD 10 which cannct be delayed, woulci never use this column.
Although each siot on the T bloc plug board shcxtld have an appropriate tden-
tifloation strip, this is not always the case. Some strips are not supplied; others
which identify the c_stom designed units are not available. Each slot on the T
bloc corae_ from the manufacturer with an LE 10 strip attuned. The chart _ven
*The plugima_ is made up of 32 tape,pin blocks. Appropriate ident_lcatioa suip4 _e attached
_. to each block to define the proper cotmectiotls for the card bein s used in thag block.
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tn Figure 20 gives the equivalent LE 1_ position so that all other units can be
wired properly.
The signal location chart for each of _e ten modwar assemblies is given in
L'rawings 16 to 25 inclusive.
MAI,K I -- DIGITAL MODULES -- PIN CONNECTIONS
l.E-10 DP-10 FD-10 TC,-10 SM-10 JPL-1 _KI-8A SRO--4 CS--01
D C.G UG UG Relay GND. ,-6v. D
E i A- Lt= E
_ a OUT 1 la , B_ ', F
F 2 A _--_a ,
H 3 --I I \ h'N 2 ib H
J 4 _J_ 2) 3 JK A _ 3 a TRM 4 O 2a Ki
L 1 ---J 4 _ n iS 5 U 2b L
M 2 _ B 5 / n TRM 6 T O M
N 3 ] ----7 6 I 7 3a U N
P 4 _ _ 7 AMPL/T. 8 3b "r p
R B) <9 I \ n V_b, n o['r R
S i -- 2 ) 4a q
T 2 _1 C 3 4b T
V ! 4, 2 8 V
W' C) 3 7 1 IN W
x l 1_ __2 1'_ 1\ 6 2 x
Y! 2_ D 2; 2,' 5 3 N z
z, 3/ --3. 31 ._) 4 _ 4 z
a i 4 (D_ 4] a TRM 4, 3 I a
c ', a_ . _ 6 I a_ 6 1 c
d ,! n_ OLT 7/ _ OU3 7 ) d
e 'i a 1 _ a TRM _ e
f 'l n _ TRM I_ Do , ._6v. f
Figure _}0.Porallel displayof T bloc pinconneoion$forall card=.,=_in digital m_rtionof
sy=t_m.
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APYENDIX E
CHINESE REMA.LNDER THEOREM
the pseudo-random code used by the Mark 1 ranging system is a boolean
combination of four subccAes and a 2 b_t clock. The. chinese remainder theorem*
is a mathematical tool wlfich is used to determine the overall code shift caused
by _ one l:}t shift of one of the subcodes. The theorem states that if m 1 m_ m 3
....... m k are given moduli, relatively prims _n pairs, then the system of linear
con_'ruences
x _ a 1 mod m 1
x _- a 2 rood m 2
!
X --- a i rood m k
where, a i are given remainders
has a unique solution modulo m, where m = m 1 m 2 m 3 ........ mk. If M i
is defined by requiring that mi ?._i = m, then since the mi are relatively prime
in pairs, it follows that (ra i M1) = 1, and there exists an integer x i such that
M i x i = 1 rood m i fori = 1,2, 3 ......... k. Th3nasnlul2on (Y0 of the given
A.
*Definition of Terms:
Chitese Number: A chinese number fo¢ a given subcode is that number in hits which dee
combined code is shifte_l foe a one bit shift in the subcode.
Relatively Prime: Two numbers arc relatively _ime if the gx'eatest common divisoe is unity.
Modalo: "l;:u_ is the base of a number system being used. For example the decimal
syste:,, is modulo 10.
Lhaear Cmagruence: Two numb.-rs are linearly -'.ongruent i_ a given number system under the
following deiinidon:
a -- b modulo ,."
if and oaly if a - b = k m where k is aa integer.
This reads a is iinearly c_gtueat b modulo m,
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system of congruences is given by
k
X- Z Mi Xi _i
i--1
For ifx is substitutedinany ofthe givencongruences,say theithcongruencc,
_enMj for ever_1 #l, ccrntainsmi as afac_r, eothatM i - 0wodm i.j _ 1;
rn_ zni as required.ImltMi xi _ lmodm i,hencex - ai
.Th_computationo_ the actualchinesezumbers for theMark 1 system is
givenbelow. The tabulationofthe resultsis_ivenin Table 2.
ShortCode
M = m x m A m B m c mcl
m--(ii)(3i) (7) (i5) (2)
M : 71610 bits : module nmnber
and
M M M
M x - mx - 6510; M A : mA - 2310; M B - mB
M
10230; M C - 477
m c
Since by definition:
M i xi - 1 mod m i = a x i
x
then 6510 x = a x = i rood II far d_e x code
(
and a* - -2
*Togeta,simplydivideMi nndusetherelm_de_,w_e_e_positiveo¢negative.
.h' mI
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so that x = 5
: and 1 rood 11 -- 32550
* Likewise:
: 2310 x : a x=l mod 31 for the A ,_-_
so *,hat a = 16 and x--- 2
and 1 rood 31 = 4620;
10230 x = a x = 1 mod 7 for the B code
so that a : 3 and x : 5
aud i rood 7 = 51150;
'_ 4774 x=a x=l rood 15 for the C cn,__e
so that s =4 and x=4
and I moo 15 = 19096
,.ong code
M = m x m^ m B m C mCL
M : {Ii)(31)(63)(127) (2)
M = 5,456,682 bits = modulo number.
M M M
-496062; MA _ 176022; MB _ -
m x mA mB
M
86614; Mc - -42966
_c
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Again
M. x.- 1 rood rn. = a x.
1 1 1 1
49606_. x : a x ; i rood 11 for the x code
so that a = 6 and x = 2 or 1 rood 1! = 992,124;
176022 x - a x - 1 mo_ 31 1or the A code
so that a = 4 and x = 8 or 1 rood 31 = 1408176;
86614 x = ax = 1 rood 63 for the 3 code
so that a = _ and x = 40 or 1 rood 63 = 3464560;
and finally, 42966 x = ax = 1 rood 127 for the C code
so that a = 40 and x = 54 or 1 rood 127 = 2320164
Table 2
- LONG CODE
Sub--code Chinese #
:- Component Length Chinese # in bits in Renge Units
X 11 992,124 142,86 5,8 56
A 31 1,408,176 202,?77,344
B 63 3,164,560 498,896,640
C 127 2,320.164 334,i03,616
M IX) (A) (B) (C) (cl) 5,456,632 785,762,208
SHORT CODE
t
_xb-code Chtne_e #
omponent Length Chinese # in bits in Rang,_ U:L_ts
_ X 11 32,550 4,_87,200
A ] 31 4,629 665,280
B 7 51,150 7,365,600
i C 15 19,096 2,749,824
_: M (X) (A)(B)(C) (cl) 71,_lu I0_3il,840
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Once acquisition is complete, the range to the spacecraft can be measured
(for display purposes only) by de_rmir, ing the pha_,e displacement between the
transr._itter and receiver coders. Since the receiver coder is driven by" the re-
ceived clL_k, the nhase displa. cment of the co.:_s reflects the actual current
range to the spacecraft. The phase displacement is measured by starting a
counter when the al[ l's positaon occurs in the transmitter coder, and stopping
the counter when the M1 l's occurs in the receiver codvr.
This method is also used to ascertain that a proper shifting of the subcodes
occurs while in the manual check mode of operation, It should be note_l, however,
that o_,Ay the subcodes are involved in _his process. Therefore, the numbers
which will be displayed on the counter for a one bit shift are not the same chinese
numbers which are derived above for the code clock combination. In this case
m = m x rn A m B mc. The chinese numbers for this combination have been de-
rived in a si_,v.ilar manner and are given below for convenience.
Long Code Short Code
X code 992,124 32,550
A code 1,408,176 4,620
B code 736,219 "5,345
C code 2,320,164 19,096
Modulo number 2,728,341 35,805
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APPENDIX F
PROPERTIES OF PSEUDO-RANDOM CODES
The Mark 1 ranging subsystem measures range from the time delay en-
countered by a sigr.al in its transmission to a satellite and return. The signal
consists of ari rf carrier, phase modulated by a coded waveform which belongs
to a family of codes called pseudo-random sequences.
Pseudo-random sequeuces consist of a two level (binary} waveform, gener-
ated usually in a circulating shift register. TL_ese codes, while completely de -_
terministic, poe sess certain unique properties which cause them to be extremely
recognizable when perturbed or masked by noise. The most important of these
is ube so called "autocorrelation" functlom The autocorrelation function of a
signal represents its "signature" in time, i.e. the mark, or determining factor,
which when comparing two signals tells whether the two are identical or differ-
ent. Ideally: an autocorrelation function--that is the correlation function of a
received signal, and a synthesized replica of the transmitted _ignal would have
a uniform_ low _alue when the two differ, and a single sharp peak, when the two
are identical. In particular, binary, correlation is defined as follows:
number of agreemeuts - number of disagreements
Correlation = number of agreements + number of disagreements
This means _at when two binary signal_ are compared on a bit by bit basis, their
levels 411 either agree, or disagree: and _c correlation represents the relative
level of agreement. Stated mathematically,
A-DC-
A+D
where: C = correlatJ3n factor
A = number of agreements
D = number of disagreements
H two pseudo-random sequences, identical except for a time difference (or bit
shift) are compared' according to the rule that a one is generated whenever a bit
of the original and a bit of the shifted sequence are different (._clusive- or, or
rood - 2 addition, signified by (_)), the result will always be the same code. (see
reference 1 for a complete example). Since a pseudo-random sequence always
has a distribution of l's and O's such that there is one more 1 than O, such a
correlation will be:
C : 1/N
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where N = number of bits in the sequence.
On the other hand, when the codes agree, the correlstion will be:
c : N/N : :.
Therefore the autocorrelation function of a pseudo-random sequence (for reason-
ably long codes) is essentially zero when the code is not matched and unity when
the code is matched.
The "acquisition" of such a code sequence is defined as the process of com-
paring a received sequence with a locally generated replica and shifting the local
reference one bit at a time until the two are determined to be in synchronism.
Obviously to acquire a sequence it is necess:_:y to observe and compare all pos-
sible states, or bit positions, for positive i_entiflcattom A sequence of length P,
may require P trials, or correlations, before acquisition is complete. However,
it has beer show_ (see references}, that the process can be shortened if a given
sequence P can be represented as the product of several shorter subsequences
P 1, P2' P3, "-'---Pn ' subject to certain conditions. The length P of the se-
quence is equal to the product of the lengths P1 ----- Pn of the subsequences,
while the maximum number of trials needed to determine correlation is equal to
the sum PI + P2 + P3 + -"----- Pn of the bit lengths of the individual subse-
quences. Since the product of the bit lengths is a far greater sum in gev3ral,
than the sum of tL> individual subsequences, an obvious advantage Is produced
in acquisition time.
The conditions required for the above to be true are as follows:
1. The subsequence lengths must be relatively prime, i.e. they must not be
evenly divisible by one another, or by any common denominator other
tha_ one.
2. ALl subsequences must belong to the family of codes having pseudo-
random properties.
3. The subseqt, ences must be combined in such a way that each individual
subeequence can be acquired _dependent of _-_ state of correlation of
all the _thers.
,  though the abovediscussion'sadmittedly somewhat heuristic, thestated
: requirements and results have t_6n rigorously demonptrated in the literature.
;_ Further _scusstcrt is beyond the scope of this doc_nent, and the interested
reader is referred to the references for further information.
¢
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APPENDIX G
CORRELATION MECHANICS
The degree of correlation which occurs during the subcode component ac-
quisitiou can be calculated from the normalized correlation function. It can also
be done graphically by means of a Karanaugh graptu This was done by P. L.
LINDLEY of JPL. Because of the limited circulation of this memo, and the in-
terest expressed in its contents, it is included here as part of this summary of
the ra_n_ng subsysto.m.
CODE COMPONENTS CORRELATION& ACQUISITION LN THE RANGING
SUBSYSTEM MARK i.
I. Introduction
This note has as its purpose to clarify the correlation operation used, in the
Mark 1 Ranging Subsystem and the pertinent S band Radio Subsystems, to acquire
the indi.':idual code components. In the first analysis, the actual lengths (in bits)
of the individual code components will be ignored, i.e., no account will be taken
of code eompcnent unbalance (%) due to the fact that the number of zeros and the
number of ones differ by one.
Lower case le_.ters designate the transmitter code components. They are
x, a, b, c, and cl; all generated in the digital equipment. Upper case letters
designate the receiver code componenus, they are X, A, B, and C, generated in
the digital, equipment, and CL generated in the rf equipment.
2. Acquisition Program States
The component cl is acouired in the R (Reset} program state by non-digital
means, viz loc',dng up the receiver clock loop. The components x, a, b, c are
acquired in program states p3, p4, p5 and p6 respectively, by digital means.
Program states pl, p2, and p7 does not directly serve the acquisition purpose.
3. Transmitter Code
The transmitter code is written, and re-written as follows:
; xcl +X [(ab +bc + ac)(_)cl]
= xcl + X [(ab + bc + ac) c-I+ (_]5 +i_5 +_e) cl]
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This functioncan be plottedon a Karnaugh Map (Veitchchart)as shown below:
C
b
a
[ I I: I,_! I I
Fd,I[11 i
x el
4. Receiver Code
The output of the (digital) receiver coder is often referred to as the receiver
code. For the purpose of this note, we shall distinguish b£tween the receiver
coder output and the "full" receiver code; the latter is the result of combining
the former with the CL component by the (!) ol_r_.tor.
In the following we shall write down the full receiver code for each acquisi-
tion pr_%_ra_mstate and plot it on an appropriate K_-':naugh Map (For reasons
which will appear later, we shall not use the arab!c "one" (I), but rather the
Chinese "one" (---).
Reset State Coder output = 0
Full code = 0 _CL
:0._ +:.eL I
= CL CL
State p3 Coder output = _A _ A
Full code = XA(_)CL
= .V_Ab'_]_+ (X+A)CL -- _-__
_.- = CL [X +_']  C--_[_] x cl
• ,_
I__ 70
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_ate p4
Same as state p3.
State p5 Coder output = XB
Full code : XB (_)CL
B (p5)
_ate p6 Coder output = .XC [--_- '_
Fun°ode: xc® cL _,'__
: Ix +el+ cL[xc] x cL
State p7 Coder output C
B
: X(AB + BC +AC) A
l-Fuli code = [5{(AB* BC _ AC)](_)CL -I i- - l-
: X--(AB+ BC + AC) CL - [-[ i- 1 t
-- | ...... , _
I" t[X *(A + B)IB + C)(A + C)] CL l [ .
: X(AB . BC T AC) CL X CL
+ (X +AB + BC * AC) CL
:cLIx+x_+_c +xc]+c_[S_B+smc+._Ac]
which as can be seen, is the same as the transmitter code
5. Component Acquisition BasicsI
Since we are assuming balanced, random code components, each component
of the transmitter code (or receiver code) is entirely independent of each other
component of tha__.ttcode. Fu_-ther, each unacquireci component of the transmitter
code is independent cf each component of the receiver code and, of course, vice
versa. In the Karnaugh Maps, ,vhich follow, then, transmitter and receiver code
components are listed separate_}, (the latter with a wavy row or column designator)
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when the component is not acquired, They are collapsed into one (solid) desig-
m_tor when the component is acquired.
The percentage correlation is derlved _om the normalized ccrrelce2_
functSon and reads:
A- D
C - x 100%A* D
where: A is the total number of agreements. (i.e, tzue-true or false-
false)
D is the total number of disagreements (i,e, k"ue-false or
false-true)
Since we use "1" for the transmitter coQe "true" aria "____" for the re-
ceiver code true, we can readily spot and count agreements by the super-posi-
tion or absence of these symbols in the follow,:,-_- ':: _.-'_,_ Obviously we cau also
count disagreements, indicated by "1" (i=_c.;_._=At_erc,_e ".rue, receiver c,'xie
false) or " " (receiver code true, _ra.,-_s_ltt_r code false),
The following charts have beer, tJaus prepared from the inform_._: _n (func-
tions) developed in sections 3 and _ a,_.d using the above ccnventlc...
6, Determination of Correlatior,
a) Reset State, no ci_..k lock (i:,ttal) c
Full receiver code : CL --- b
Agreements (A) - 32 -- a
T-
Disagreements (D) = 32 _ . [ I I I I I1
A - D 32 - 32
- l i
C- A + D 64 - 0% 1 1 1 1 I I I I 1
I ...... I- -i + 1- + +  ++ +
+ + - + +
_ - + - + + + -
: CL x cl
_ 72
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b} Reset S._te, clock lock {final} c
b
Full receiver code : CL
A=24 a
ID : 8 t . + _,_ ,_-I _ j: -! ! I ] -:f
24 - 8 !6 + + + * I
C 24 _ 8 32 50% ___*i_ I * _
t
x cl
CL
Note: An operational check of the _absystem if often made
at this point, switching the (transmitter) code switch --]
from "CODE" to "CLOCK". The transmitter cede is --I
then el, the (full) receiver code is CL. Then A : 2, _----]
D =0 and el,
Correlation -- 100% CL
c) State p3, x and a not acquired (initiaB
Full receiver code __k
: CL{X * _.} + CI](_.A/ c
A=80
D--48 a
I [. + + _ + I_ 80 - 48 I t t 1 J. i ' - -C
- 80 + 48 + - + -,- - + 1 i l t
l
__ + + + + + + 1 tl 1 1 1 1 1 1
32 r.... _"
128 r I - I - -
:25% + +i+ + + + + + + + + " + + + +
I
+ + - + - - _ + + + - +|+
I I
X x cl
CL
P
78
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!d) Statep3,x acquJ=ed,a not acquired{final}
Fullreceivercode .................. A
-CL{X + A) + CL_XA) c
b
__ -4B
D=I6
C I_+16 _ - - . 11 I I
_3_ I . _ .1 I l
64
x el
X CL
= 5o%
1
e) StateI)4(iniUal)issame as Statep3 (final).
II Fullreceivercode = CL(X + A) + CL(XA) b
A = 28 a,A
o=4 i i
l + - [ +
I i-
1
28-4 i +[+ + + _ + +
C 28+ 4 _
L_ !
i! _24_75 % x cl32 X CL
E) State P 5, '"_"not acquired (initial)
Full receiver code = CL (X + B--) + C-_ (X'B)
Graph same as P 3 (final)
?4
i
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h) State p5, b acquired (final) Same as p4 (final)
i ) Sta_ p6, c not acquired (initial)
Full receiver code : CL(X _. c_ _ CL(XC} Same as p3 (final}
j) State p6, c acquired (final} Same as p4 (final)
k) State p7, all acquired, c,C
b,B
Full receiver code = a,A
,, t it_ansmitte.r code + + + +1 -+ + + l +, L
X, C1
C = 100% X, CL
Summary Tabulation
In the following talmlation axe given both the idealized correlation values,
as determined in Section 6, and "he precise correlation values taking into ac-
count unbalance of code components as determined in Section 7,
-- RECEIVER COMPONENT % CORRELATION
PROGRAM CODER BEING IDEALIZED I ACTUAL
STATE OUTPUT ACQUIRED INI'I'. FINAL .INIT. F!NAL
Reset 0 _-'1 0-- 50 0 -. 53
; pl 0 - 50_ 50 53 - 53 ,=,
• p2 0 - 50- 50 _ -" 53
p3 XA x 25 - 50 28 -" 54
p4 XA _ .....a 50- 75 54 - 77.5
P5 XB b 50- 75 54 -. 77.5
pe x_C - c so-, 75 _ -- 77.5
p7 [_'(AB+BC +AC) - 100 -. 100 100 - 100
i 7s
2
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7. The Pr.eci_e Correlation Determination
Intheprecedingdlscussionand evaluation,we had m talethe assumption
(seeintroduction)thstallcode components are balanced,;.e.,thatthere isan
equalnumber ofl'sand0's ineach,respectively.This isvalidfor thecl and CL,
l_Jtnot forth_ x,a,b,c, X, A, B, and C components, allofwhich have an odd
number ofbits,therebeing in each case one more 1 thanthere are 0'so Specifi-
cally,
x and X; total= 11 bits;probabilityof "i" = 6/II,probabilityof "0" 5/ii
a and A; total- 31 bits;probabilityof "1" = 16/31,probabilityof"0" --15/31
b and B; total --63 bits;probabilitycf "1" --32/63,probatnUty of "0" = 31/63
c and C; total --127 bits; probability3f"1" = 64/127,probabilityof "0" --63/127
To obtaintheprec!secorrelation,then,the squares ineach Karnaugh Map must
be weighed by the product of the row and column probabilitiesr_ obtainthe
squares own probability:This weightmust be carriedintothe summations of the
"agreement" and "disagreement"squares.
In the following analysis, direct reference is made in each case to the ac-
quisition stares and its pertinent Karnaugh Map in the correspondingly lettered
sub-package ofsection6.
It has been found easier to make the calculations in decimals, rather than
fractions, of probak)llity. Then,
x,X: p(o) : .91,p(1) : 1.09 a,A: p(o): .97,p(1)= 1.03
b, B: p(o) = .98, p(1) : 1.02 c, C: p(o) = .99, p(1) : 1.01
a. In this Karnau_ Map the agret_,_. _ and disagreement squares are equally
balanced bet_vee,, the ,._rae and false fields of each of the components. Hence the
question of relative probability does not arise.
Correlation - 0%
b. Inthe Karnaugh Map for thiscase theupper two rows (_ ha..,p = 0.91,the
lowar two rows (x)have p = 1.09. The probabilitiesofthe eight,_amns from
left to right are: 0.94, 1.0, 1.04, 0.98, 1.0, 1.06, 1.02, 0.96.
The sum of agreem,mt squares, each multiplied by the doublc probability of
_ its weight (product of row and column) is 24.5; the sum of disagreements there-
_ fore is 7.5. Correlation then is
24.5 - 7.5 17
24.5 + 7.5 32
76
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Note: When the transmi_.ter code at 'thJ3 point is changed to "clock" (cl),
the correlationwillbe exa_t_? IG070,sincebothclocksare balanced,
c. The probo_bilities for rows and columns are as follows:
Row 1 : .83 Column 1 : .91 Column 9 = .99
Row 2 : .83 Coluran 2 : .97 Column 10 = i.05
Rc_,v 3 : .99 CoLumn 3 : 1.01 Column 11 : 1.09
Row 4 = ,99 Column 4 = .95 Column 12 = 1.03
Row 5 1.19 Column 5 = .97 Column 13 = 1,01
Row 6 : 1.19 Column 6 = 1.03 Column 14 = 1.07
Row 7 = .99 Column 7 = ,99 Column 15 - 1.03
Bow 8 = .99 Column 8 : .93 Column 16 = .97
The weighted agree_cnt_ can then be found to add up to 82, the weighted
disagreements add up to 46. Then the precise correlation at this point is
_2 - 46 36
82 + 46 128 2870
d, The probabilities for the sixteen columns are the same as m c.
The probabilities3 for the four r_,/s are 0.91, 0.91, 1.09, and 1.09. Then the
sum of the weighted agreements is 49.4; the sum of the weighted disagreements
is 14.6. The precise correlation is
49.4 - 14.6 - 34.8
49.4 + 14.6 64 54%
e. Same as d.
f. The row and column probabilities are:
Row 1 = .91 ; Column 1 = .94 Column 5 = 1.0
Row 2 = .91 Column 2 = 1.0 Column 6 = 1.06
Row 3 = 1.09 Column 3 = 1.04 Column 7 = 1.02
Row 4 = 1.09 Column 4 = ,98 Column 8 = .96
Sum of weighted agreements are 28.4, nlsagreements are 3.6. The precise cor-
relation is
28.4 - 3.6 _ 24.8
28.4 + 3.6 32 - 77.5%
?7
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k. When all components are acquired of course we have a Karnaugh Map flli_d
with agreement squares, so that unbalance of the components has no effect. Cor-
relation : 10096.
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